

Exp-04: When Cache Optimizations Make the Processor Slower

Deetya Ashish Mehta
Roll No: CS23I1032

September 7, 2026

Abstract

This report studies four cache optimizations on a five-stage synthetic data-processing pipeline (ingestion, feature extraction, feature aggregation, lookup/scoring, result generation): a victim cache, three prefetch mechanisms (next-line, stride, stream), and a non-blocking cache with MSHRs. The cache hierarchy is a simplified model of an Intel Xeon Platinum 8480+ (Sapphire Rapids) core: 48 KB/12-way L1D, 2 MB/16-way L2, 15 MiB/15-way aggregate LLC, 64 B lines. Every table below is generated directly from a run of the accompanying simulator and \inputed verbatim, so the numbers in the text match the code exactly. Four results carry the report's main point, that the right optimization depends on the workload and that fewer misses does not mean a faster processor. A distance-1 stride prefetcher cuts the L1 miss rate from 57.4% to 23.2% but makes execution *slower*, because its prefetches arrive with 0% timeliness and the extra traffic evicts data still in use. A victim cache that does almost nothing on the full pipeline (0.008% faster) removes 61.6% of the cycles in a purpose-built conflict micro-benchmark, with a sharp cutoff at exactly (N – ways) entries. Under high interleave pressure, a stream prefetcher drops the overall L1 miss rate from 99.6% to 1.0% while leaving the specific structure that is thrashing completely unaffected. And in a dedicated MSHR timing model, extra outstanding-miss slots buy nothing for a dependent pointer-chase but cut an 8-stream independent workload's time 8×, plateauing exactly at MSHR = 8.

Contents

1	Introduction	1
2	Processor Model and System Parameters	2
3	Workload	2
4	Experiment A: Baseline Characterization	3
5	Experiment B: Victim Cache	4
6	Experiment C: Prefetch Mechanisms and Effectiveness	6
7	Experiment D: Prefetch Distance and Unintended Effects	7
8	Experiment E: Cache Pollution and Thrashing	9
9	Experiment F: Blocking vs. Non-Blocking Cache and MSHRs	10
10	Final Performance Analysis and Recommendation	12
11	Required-Observations Checklist	13

1 Introduction

Modern processors already ship with a carefully tuned cache hierarchy. The question this assignment asks is not whether more cache machinery reduces misses, since it almost always can, but whether it reduces *execution time*, and under what conditions it stops helping or starts hurting. To study that question honestly requires a workload realistic enough to exercise several access patterns at once (streaming, strided, pointer-chasing, mixed random/regular), and a simulator detailed enough to separate "fewer misses" from "faster execution" as genuinely different outcomes.

Section 2 describes the simplified processor model. Section 3 describes the five-stage workload built for this study. Sections 4–9 present the seven experiment groups: baseline characterization, victim cache, prefetch mechanisms, prefetch distance, cache pollution and thrashing, and blocking vs. non-blocking caches with MSHRs. Section 10 combines the findings into a final recommended configuration, and Section 11 checklists every concept the assignment asks to see demonstrated against the section that demonstrates it.

2 Processor Model and System Parameters

Table 1 lists the simplified 8-core-subset model used throughout. Capacities and line size follow the assignment exactly (L1 48 KB, L2 2 MB, LLC 1.875 MB/core $\times 8 = 15$ MiB aggregate, 64 B lines); associativity, per-level latency, and DRAM latency are reasoned choices for parameters the assignment leaves open, and are meant as an architectural reference rather than a bit-for-bit reproduction of the real chip, which the assignment states is acceptable.

Level	Parameters	Rationale
L1D	48 KB, 12-way, 64 sets, 5 cyc	Golden Cove L1D is 48 KB/12-way
L2	2 MB, 16-way, 2048 sets, 16 cyc	assignment-given capacity
LLC	15 MiB (aggregate), 15-way, 16384 sets, 60 cyc	8×1.875 MB/core
DRAM	200 cyc	illustrative SPR/DDR5-class latency
Victim cache	fully associative, +3 cyc over L1 hit	small, parallel lookup
Line size	64 B (all levels)	assignment-given

Table 1: Simplified processor/cache model used for every experiment.

All three set counts (64, 2048, 16384) come out to exact powers of two given these capacities, associativities, and line size. The 15-way LLC looks unusual on paper, but it is exactly what $15 \text{ MiB} / 64 \text{ B} = 245760$ lines factors into with $16384 = 2^{14}$ sets, and real Intel LLC slices are often non-power-of-two-way for the same reason.

Timing model. Every experiment except Section 9 uses a cumulative, serial latency model: an access that misses in L1 and hits in L2 costs $L1_{lat} + L2_{lat}$; a full miss costs $L1_{lat} + L2_{lat} + LLC_{lat} + DRAM_{lat}$. This is a single-outstanding-request (blocking) model, adequate for every question about miss rates, pollution, and prefetch effectiveness, but blind to memory-level parallelism by construction: run through it, a dependent pointer-chase and eight independent streams of the same size come out to the identical total clock, since the model has no notion of two misses ever being outstanding at once. That is exactly why Section 9 uses a separate, request-level timing model instead.

Prefetched lines are inserted into the cache at issue time, so an early or wasted prefetch correctly participates in LRU/eviction bookkeeping the moment it is fetched. Each prefetched line also carries a predicted arrival clock; a demand access that arrives before that clock still pays the remaining wait, which is what makes a "late" prefetch measurable. Every prefetcher here targets L1 directly (prefetch requests walk the full hierarchy and fill up to L1), so L1 pollution is visible rather than hidden behind L2/LLC.

3 Workload

A five-stage pipeline is implemented in `src/workload.py` as an address-stream generator, in the same style as the Exp-01/Exp-03 simulators: no data values are modeled, only the addresses a real implementation would touch. That is enough, since every phenomenon under study here is about where and when memory is accessed, not what arithmetic runs on it.

1. **Data Ingestion.** A sequential scan of an 80,000-record array (128 B/record, 2 cache lines each), ≈ 9.8 MB and touched once per record, so there is no temporal reuse in the record stream itself. A small 4 KB metadata block is re-touched twice per record, standing in for reused processing parameters.
2. **Feature Extraction.** Re-reads the same record array at a configurable record-level stride, from contiguous up to arbitrarily large, touching a fixed 60,000 records regardless of stride so useful work stays constant while only the address pattern changes. Forward and backward traversal are both supported.
3. **Feature Aggregation.** A small 512-entry (4 KB) accumulator, updated once every 4 input records. This is the workload's "small, frequently reused state" structure, central to Section 8.
4. **Lookup and Scoring.** A 200,000-entry (≈ 6.1 MB) index accessed with a 60/40 mix of pseudo-random indices and a periodic, partially-predictable regular component.
5. **Result Generation.** Two variants of equal footprint (≈ 2.56 MB, 40,000 nodes): a dependent pointer-chase (visitation order is a precomputed random cyclic permutation, the standard way to model pointer-chasing without simulating memory contents) and $K = 8$ independent chains, round-robin interleaved. Independence here means stream k never waits on stream j 's outstanding request, but each stream is still internally a dependent chain, which is what gives memory-level parallelism a finite bound (K) instead of an unrealistic unbounded one.

The full pipeline runs stages 1–5 back to back through one simulator instance, without clearing cache state between stages. Section 4 shows this directly: Extraction's LLC miss rate is 0.00% because it re-reads data Ingestion just streamed through the LLC.

4 Experiment A: Baseline Characterization

Table 2 and Figure 1 give the per-stage miss rate and AMAT of the unmodified pipeline: no victim cache, no prefetching.




Figure 1: Baseline per-stage miss rate by cache level.

Stage	Accesses	L1 Miss%	L2 Miss%	LLC Miss%	DRAM Acc.	AMAT
1_ingestion	320,000	50.00	100.00	100.00	160,002	143.00
2_extraction	180,000	33.33	100.00	0.00	0	30.33
3_aggregation	100,000	82.41	97.15	0.08	64	66.35
4_lookup	60,000	99.40	81.35	96.91	47,020	226.16
5_result_gen	40,000	100.00	100.00	100.00	40,000	281.00

Table 2: Exp A: baseline per-stage characterization (no victim cache, no prefetching).

Stage segment	Accesses	L1 Miss%	AMAT
1_ingestion_cold_0-20pct	64,000	50.00	143.01
1_ingestion_steady_20-100pct	256,000	50.00	143.00
2_extraction_cold_0-20pct	36,000	33.33	30.33
2_extraction_steady_20-100pct	144,000	33.33	30.33
3_aggregation_cold_0-20pct	20,000	82.59	67.05
3_aggregation_steady_20-100pct	80,000	82.37	66.18
4_lookup_cold_0-20pct	12,000	99.42	269.19
4_lookup_steady_20-100pct	48,000	99.40	215.40
5_result_gen_cold_0-20pct	8,000	100.00	281.00
5_result_gen_steady_20-100pct	32,000	100.00	281.00

Table 3: Exp A: first 20% (cold) vs. remaining 80% (steady-state) of each stage.

Ingestion is 100% miss at L2 and LLC, and 50% miss at L1, matching the two per-record lines missing and the two metadata touches after the first hitting: a clean capacity-miss stream. Extraction’s LLC miss rate is 0.00%, since it re-reads the same 9.8 MB array Ingestion just finished streaming through and the 15 MiB LLC can still hold essentially all of it, which is direct evidence of state carried across stages. Aggregation’s L1 miss rate (82.4%) is higher than Extraction’s despite reusing the same record array, because it interleaves that scan with writes to `agg_state`, which foreshadows Section 8. Lookup is the worst stage by AMAT (226 cycles): a ≈ 6.1 MB structure touched for the first time, 60% randomly, so even the LLC only catches 3.1% of the L2-missing traffic. Result Generation is a clean 100% miss at every level by design.

Table 3 splits each stage into its first 20% (“cold”) and remaining 80% (“steady-state”). Ingestion and Extraction show a small early-stage AMAT bump while the metadata block and

front of the record array are still filling in; Lookup and Result Generation show almost no cold/steady difference, since neither working set is ever revisited within one pass.

5 Experiment B: Victim Cache

Table 4 sweeps victim-cache size against the full pipeline.




Figure 2: Full-pipeline victim-cache sweep: execution cycles and L1 miss rate vs. victim-cache size, with the equal-extra-storage 13-way L1 alternative shown as a reference line.

VC entries	Extra bytes	Clock (cyc)	L1 Miss%	VC hits	AMAT
0	0	82,665,212	57.44	0	118.09
8	512	82,664,224	57.44	76	118.09
16	1,024	82,663,340	57.44	144	118.09
32	2,048	82,661,520	57.44	284	118.09
64	4,096	82,658,543	57.44	513	118.08
13-way L1 (+4KB, no VC)		82,660,140	57.39	–	118.09

Table 4: Exp B: victim-cache size sweep vs. an equal-extra-storage associativity increase.

On the full pipeline a victim cache is essentially invisible: even 64 entries only shave 0.008% off total cycles, and move the L1 miss rate by less than 0.01 points. This is a real result, not a bug. The full pipeline’s misses are overwhelmingly cold or capacity misses on datasets far larger than any cache (Section 4), and a victim cache targets *conflict* misses specifically, a handful of addresses repeatedly aliasing to the same set despite the working set nominally fitting. A one-pass streaming scan almost never produces that signature. The equal-extra-storage alternative, an L1 widened to 13-way (the same +4KB as the 64-entry victim cache), does marginally better than the victim cache here (82,660,140 vs. 82,658,543 cycles): with almost no conflict-miss opportunity to recover, spending the extra 4KB as unconditional L1 capacity is at least as good as reserving it for victim-only overflow.

To show the behavior a victim cache is actually built for, a supplementary micro-benchmark isolates it directly: 15 addresses, all mapping to the same 12-way L1 set, accessed round-robin for 3000 rounds, a classic pathological pattern in which every access misses once the address count exceeds the set’s associativity.

Exp B supplementary: 15-line thrash on one 12-way set (L1 miss rate stays 100% throughout by definition -- see clock instead)




Figure 3: Conflict micro-benchmark: execution cycles and recovered (victim-cache-hit) accesses vs. victim-cache size. L1 miss rate stays flat at 100% throughout by definition, since a victim-cache hit is still an L1 miss, even as cycles fall sharply.

VC entries	L1 Miss%	Clock (cyc)	VC hits
0	100.00	948,900	0
1	100.00	948,900	0
2	100.00	948,900	0
3	100.00	364,095	44,985
4	100.00	364,095	44,985
8	100.00	364,095	44,985

Table 5: Exp B supplementary: 15 addresses round-robin thrashing one 12-way L1 set.

Here the threshold is sharp: 0, 1, and 2 victim entries give zero improvement (clock stays at 948,900 cycles), but at exactly $VC = 3$, which is $N - \text{ways} = 15 - 12$, clock drops to 364,095 cycles (a 61.6% reduction) and 44,985 accesses become victim-cache hits. $VC = 4$ and $VC = 8$ give no further improvement at all: once the victim cache is exactly large enough to hold the overflow the primary cache cannot, more capacity is wasted. This is the answer the full-pipeline sweep could not give: a victim cache recovers data when a small number of addresses thrash one set, and its useful capacity stops exactly at (contending addresses – associativity).

Worth noting: the micro-benchmark’s L1 miss rate reads 100% in every row of the underlying data, even where clock drops 61.6%, because a victim-cache hit is still an L1 miss by definition. A raw miss-rate number at one level can look unchanged while execution time moves by more than half.

6 Experiment C: Prefetch Mechanisms and Effectiveness

Three prefetchers, implemented in `src/cache_core.py`, are applied to the complete workload rather than hand-picked to the stage each suits best: **next-line** (stateless, on every L1 miss to line L prefetch $L + 1$), **stride** (per-stream two-delta detector, one prefetch issued **distance** strides ahead once confirmed), and **stream** (per-stream run-ahead engine, requiring two consecutive matching deltas to confirm, then maintaining a **distance**-line run-ahead window). ”Per-stream” state is keyed on the workload’s logical stream tags (`ingest_records`, `extract`, `lookup`, ...), the simulator-level stand-in for the per-PC stride tables real hardware uses.




Figure 4: Left: total execution cycles by prefetcher. Right: accuracy, coverage, and timeliness (%) by prefetcher.

Prefetcher	Clock (cyc)	L1 Miss%	Accuracy%	Coverage%	Timeliness%	Issued
none	82,665,212	57.44	0.0	0.0	0.0	0
next_line	75,510,773	34.57	40.4	40.4	1.6	402,223
stride_d1	82,920,183	23.15	100.0	59.7	0.0	240,060
stride_d4	43,439,008	23.16	100.0	59.7	75.0	240,105
stride_d8	36,863,516	23.16	100.0	59.7	83.9	240,107
stream_d4	43,444,992	23.16	100.0	59.7	75.0	239,998
stream_d8	36,867,718	23.16	100.0	59.7	83.9	240,006
stream_d16	33,689,342	23.17	100.0	59.7	95.8	240,022

Table 6: Exp C: prefetch mechanism comparison, full pipeline.

Accuracy, coverage, and timeliness are computed as specified: accuracy is useful prefetches over issued prefetches; coverage is useful prefetches over baseline (no-prefetch) demand misses; timeliness is the fraction of useful prefetches that had already arrived by the time they were referenced. Prefetch traffic (DRAM/cache accesses generated by prefetch requests) is counted completely separately from demand traffic.

The central finding is in the `stride_d1` row: 100.0% accuracy, L1 miss rate more than halved (57.4% $\rightarrow$ 23.2%), yet total cycles rise slightly, from 82,665,212 to 82,920,183. Every issued prefetch eventually gets used, but timeliness is 0.0%: at distance 1 the prefetch target is only one stride ahead of the access that triggered it, so the demand stream catches up to (and still waits out) essentially every in-flight prefetch, while the extra traffic still evicts data that was genuinely still in use. High accuracy and a large drop in the raw miss count provide no performance benefit here, because a prefetch only pays off by hiding latency behind other work, and distance 1 leaves nothing to hide it behind.

`next_line` shows the opposite failure mode: accuracy only 40.4% and timeliness 1.6%, since it fires unconditionally regardless of whether the current stream is even sequential. It does reasonably well on Ingestion’s two-line-per-record scan (field 0 and field 8 sit on adjacent lines), but is essentially blind guessing on Lookup’s mostly-random index stream. It still nets a win overall (82.67M $\rightarrow$ 75.51M cycles), purely because Ingestion’s regularity outweighs its failures elsewhere, but it is clearly the least reliable of the three mechanisms.

7 Experiment D: Prefetch Distance and Unintended Effects

Table 7 and Figure 5 sweep prefetch distance for stride and stream across the full pipeline, including the no-prefetch reference point (distance 0).




Figure 5: Left: execution cycles vs. prefetch distance (log scale). Right: useful-data evictions (pollution) vs. distance.

Kind	Distance	Clock (cyc)	L1 Miss%	Wasted-evicted PF	Useful-data evictions
none	0	82,665,212	57.44	0	765,916
stride	1	82,920,183	23.15	248,860	157,097
stride	2	56,600,572	23.15	248,909	157,099
stride	4	43,439,008	23.16	248,973	157,106
stride	8	36,863,516	23.16	248,985	157,149
stride	16	33,685,428	23.18	249,027	157,262
stride	32	32,432,768	23.20	249,061	157,472
stride	64	32,449,932	23.26	249,080	157,949
stream	1	82,922,825	23.15	248,761	157,132
stream	2	56,603,970	23.15	248,763	157,140
stream	4	43,444,992	23.16	248,771	157,159
stream	8	36,867,718	23.16	248,791	157,187
stream	16	33,689,342	23.17	248,826	157,279
stream	32	32,431,948	23.20	248,894	157,434
stream	64	32,437,372	23.25	248,969	157,773

Table 7: Exp D: prefetch distance sweep, full pipeline (distance 0 = no prefetch).

For both mechanisms, distance 1 is a net loss against no prefetching; distance 2 already recovers to a large net win (56.6M cycles); cycles keep falling through distance 32 (32.43M cycles, timeliness 95–96%) as prefetches increasingly arrive with time to hide the miss latency; and distance 64 is very slightly worse than distance 32 for both mechanisms (32.45M vs. 32.43M stride, 32.44M vs. 32.43M stream), even though its raw miss count is marginally lower still. At that point the run-ahead window is far enough ahead of the demand stream that some of what it fetches is evicted before use, adding traffic without adding benefit. Together these three distances trace the “too late / just right / too aggressive” arc inside one mechanism.

A demand miss costs the full serial latency (≈ 281 cycles here) whether or not a prefetch was issued for that line. A prefetch only turns that cost into a win if it completes before the demand needs it and does not itself displace data that would otherwise still be there. Reducing

the demand-miss count is necessary but not sufficient for reducing execution time: accuracy alone only says a prefetch was eventually useful, not that it was useful in time, and coverage says nothing about what it evicted along the way.

8 Experiment E: Cache Pollution and Thrashing

Sections 4–7 show pollution as a side effect; this experiment builds it on purpose. Ingestion, Extraction, and Aggregation run genuinely interleaved at record granularity rather than stage by stage: for every record, two ingestion lines are touched, then **pressure** fresh, never-before-touched filler lines are touched (standing in for continuously arriving input), and every 4th record also touches the small, hot **agg.state** array. **pressure** directly and monotonically controls how much foreign traffic separates one touch of the hot state from the next. An earlier version of this experiment drove pressure through a modular record stride instead of a never-repeating filler region, and produced a non-monotonic curve caused by the stride sharing a factor with the array length – a reminder of how easily a synthetic ”pressure” generator can build in unintended extra reuse.




Figure 6: Aggregation-state L1 hit rate vs. pressure, baseline and with victim-cache / stream-prefetcher mitigation at the two highest pressure levels.

Pressure level	Aggregation-state L1 hit%	Overall L1 Miss%
1	84.92	93.47
2	74.69	95.61
4	60.73	97.57
8	43.82	98.93
16	26.82	99.63
32	14.32	99.90

Table 8: Exp E: baseline aggregation-state residency under rising interleave pressure.

Pressure	Mitigation	Aggregation-state L1 hit%	Overall L1 Miss%
16	+victim32	26.82	99.63
16	+stream_pf.d4	26.46	1.01
16	+victim32+stream_pf.d4	26.46	1.01
32	+victim32	14.32	99.90
32	+stream_pf.d4	14.06	0.63
32	+victim32+stream_pf.d4	14.06	0.63

Table 9: Exp E: does the victim cache and/or prefetching alleviate high-pressure thrashing?

The aggregation state’s own L1 hit rate falls, monotonically, from 84.9% at the lowest pressure to 14.3% at the highest, while the workload’s overall L1 miss rate keeps climbing toward $\approx 100\%$ throughout regardless of pressure, since it is dominated by the ever-growing, inherently-cold filler stream. This is the distinction between a large working set and repeatedly destroyed cache residency: the aggregation state itself is tiny (512 entries, 4 KB, it would trivially fit in L1 alone) and is never too large for the cache on its own. What destroys its hit rate is the volume of unrelated traffic injected between two of its own touches, which at high pressure exceeds the L1’s associativity in nearly every set before the state is next needed.

Do the other mechanisms help or intensify this? They answer differently. A 32-entry victim cache changes nothing: at pressure 16 and 32 both the aggregation-state hit rate and overall miss rate are identical to baseline. A continuous flood of always-cold filler lines touching essentially every set overwhelms 32 entries; this is capacity pressure spread broadly across the cache, not the concentrated same-set conflict pattern Section 5’s micro-benchmark isolates. A distance-4 stream prefetcher does the opposite: overall L1 miss rate collapses from 99.6% to 1.0% at pressure 16 (99.9% $\rightarrow$ 0.63% at pressure 32), since the filler stream is purely sequential, exactly what a stream prefetcher is built for. But the aggregation state’s own hit rate is essentially unchanged (26.82% $\rightarrow$ 26.46% at pressure 16, if anything marginally worse, since the prefetcher adds still more traffic competing for the same sets). A mechanism can be a large net win for a workload as a whole while being irrelevant, or mildly counter-productive, for one specific structure inside it.

9 Experiment F: Blocking vs. Non-Blocking Cache and MSHRs

The blocking clock used everywhere above cannot show memory-level parallelism by construction: it sums per-access latencies in program order and has no notion of two misses being outstanding at once, so the dependent-chain and independent-streams variants of Result Generation come out to the same total clock through it. `src/mlp_model.py` reclassifies the same access stream (hit/miss and per-access service latency, taken from one blocking-model pass) through an explicit MSHR-timing model instead: a request needs a free MSHR slot to start service, and stalls if all `mshr_count` slots are busy; within one logical stream, the next access cannot issue before the previous access on that same stream completes. That last rule is what makes “independent streams” independent of *each other* while still leaving each stream’s own requests properly serialized, so achievable parallelism is bounded by $K = 8$ rather than unrealistically unbounded.




Figure 7: Total Result-Generation execution cycles vs. MSHR count (log-scale x-axis), dependent chain vs. 8 independent streams.

MSHRs	Dependent chain (cyc)	Independent streams (cyc)
1	2,584,000	2,584,000
2	2,584,000	1,292,001
4	2,584,000	646,003
8	2,584,000	323,007
16	2,584,000	323,007
32	2,584,000	323,007
64	2,584,000	323,007

Table 10: Exp F: total Result-Generation execution cycles vs. MSHR count.

The dependent chain is flat at 2,584,000 cycles from MSHR = 1 through MSHR = 64: extra outstanding-miss slots cannot help a request stream that never has more than one independent request in flight, since the next address is unknown until the current one returns. The independent-streams variant instead falls by almost exactly half with every doubling of MSHR count (2,584,000 $\rightarrow$ 1,292,001 $\rightarrow$ 646,003 $\rightarrow$ 323,007 for MSHR = 1, 2, 4, 8), textbook memory-latency hiding, and then plateaus exactly at MSHR = 8, matching $K = 8$ streams precisely: MSHR = 16, 32, and 64 all give the identical 323,007 cycles, since at most 8 requests can ever be simultaneously ready to issue.

MSHRs (miss status holding registers) are what make a non-blocking cache non-blocking: each tracks one in-flight miss so the pipeline can keep accepting new requests instead of stalling behind the first one. Outstanding misses are exactly the requests those MSHRs track; a request that finds none free must itself stall, and MSHR = 1 is simply the blocking case, confirmed above since the independent-streams row at MSHR = 1 matches the dependent chain exactly. Memory-level parallelism is the amount of concurrent, mutually-independent outstanding-miss activity a request stream can offer; memory-latency hiding is what non-blocking hardware does with that opportunity, overlapping one miss’s wait behind another’s. Extra MSHRs help the independent-streams workload far more than the dependent one because only the former has parallelism to exploit, and they stop helping the moment their count reaches the workload’s own ceiling on simultaneously-ready requests, a property of the algorithm that no amount of extra buffering can raise.

10 Final Performance Analysis and Recommendation

Table 11 compares four full-pipeline configurations: baseline; victim-cache-only (64 entries, best from Section 5); prefetch-only (stream at distance 16, best single mechanism from Sections 6–7); and both combined.




Figure 8: Final configuration comparison: execution cycles (left) and L1 miss rate (right).

Configuration	Clock (cyc)	AMAT	L1 Miss%	DRAM Acc.
A_baseline	82,665,212	118.09	57.44	247,086
B_victim_only	82,658,543	118.08	57.44	247,086
C_prefetch_only	33,689,342	48.13	23.17	87,090
D_victim+prefetch (recommended)	33,682,036	48.12	23.17	87,090

Table 11: Exp G: final configuration comparison (selected prefetcher: stream_d16, selected victim-cache size: 64 entries).

Victim cache alone moves $82,665,212 \rightarrow 82,658,543$ cycles, a 0.008% improvement, confirming Section 5: this workload does not offer the victim cache’s target pattern at meaningful scale. Prefetch alone moves $82,665,212 \rightarrow 33,689,342$ cycles, a 59.2% reduction and by far the dominant lever available, since Ingestion, Extraction, and Lookup all contain enough sequential or strided structure for a well-tuned stream prefetcher to exploit, and distance 16 sits in the zone that arrives with time to hide the miss without meaningfully polluting. Both combined moves $33,689,342 \rightarrow 33,682,036$ cycles, an additional 0.02% on top of prefetching alone; the victim cache’s marginal contribution barely changes once prefetching is active, for the same reason it contributed almost nothing on its own.

Recommendation. Given the assignment’s hardware/complexity budget, the victim cache is not recommended for this workload: real design cost (fully-associative tag comparators, a swap path between L1 and the victim structure) for a measured 0.008–0.02% return in every configuration tested. It would be worth it only if a production version of this pipeline were expected to hit the same-set-conflict pattern Section 5’s micro-benchmark isolates, for example a hash table or index with a poor address-to-set distribution, a case this workload as built does not trigger. A stream prefetcher at a moderate distance (8–16) is clearly worth it: it captures most of the achievable improvement, sits past the “too late” zone with only mild pollution cost, and (Section 8) stays a strong net win even under elevated interleave pressure. A non-blocking cache with a modest MSHR budget (8–16) is recommended for the Result-Generation stage

and any other stage with genuine independent parallelism (Lookup’s regular sub-component is a second candidate): Section 9 shows this captures essentially all of the available memory-level-parallelism benefit for a workload whose real independent-stream count is 8, with no return past that point, and correctly no return at all for the pipeline’s dependent-chain portions, where no amount of buffering substitutes for a sequential dependency the algorithm itself imposes.

11 Required-Observations Checklist

Concept	Evidence
Victim Cache	§5, Tables 4–5
Next-Line Prefetching	§6, Table 6 (<code>next_line</code> row)
Stride Prefetching	§6, Table 6 (<code>stride_*</code> rows)
Stream Prefetching	§6, Table 6 (<code>stream_*</code> rows)
Prefetch Distance	§7, Table 7, Fig. 5
Prefetch Accuracy	§6, Table 6 col. 3
Prefetch Coverage	§6, Table 6 col. 4
Prefetch Timeliness	§6, Table 6 col. 5; <code>stride_d1</code> case
Prefetch Traffic	§6/7, Table 6/7 issued/DRAM-prefetch cols
Cache Pollution	§6 (<code>stride_d1</code>), §8
Cache Thrashing	§8, Table 8; §5 conflict micro-bench
Useful-Data Eviction	§7, <code>useful_data_evictions</code> in Table 7
Memory-Bandwidth Pressure	§8 (filler traffic vs. agg. state)
Prefetch Interference	§8 (stream prefetch vs. agg. state hit rate)
Blocking Cache	§9, MSHR = 1 row of Table 10
Non-Blocking Cache	§9, MSHR > 1 rows of Table 10
MSHRs	§9
Outstanding Misses	§9
Memory-Level Parallelism	§9, independent-streams curve, Fig. 7
Memory-Latency Hiding	§9, halving-per-MSHR-doubling result

Table 12: Where each concept required by the assignment is demonstrated with measured data.

12 Limitations

- Latencies (Table 1) are illustrative round numbers for a Sapphire-Rapids-class hierarchy, not measured or vendor-published values, which the assignment explicitly allows.
- The blocking timing model used everywhere except Section 9 assumes one outstanding request at a time; absolute cycle counts there should be read as relative comparisons under one consistent assumption, not as absolute predicted latencies.
- No dirty-bit/write-back state is modeled, matching the Exp-01/Exp-03 convention; a line evicted from the victim cache is simply dropped rather than written back, assuming L2/LLC already hold a copy.
- The 8-core / 15 MiB-aggregate-LLC model is exercised as a single-stream simulation against that aggregate hierarchy, per the assignment’s framing of the workload as one large-scale pipeline; true multi-core contention for the shared LLC is out of scope here.
- Prefetcher per-stream state is keyed on the workload generator’s logical stream tags, a simulator-level stand-in for per-PC stride tables in real hardware, not on true instruction addresses.

A Source Code

The complete, runnable source is submitted alongside this report (four files: `src/cache_core.py`, `src/workload.py`, `src/mlp_model.py`, `run_experiments.py`). Running `python3 run_experiments.py` regenerates every table, CSV, JSON file, and plot referenced above from scratch (fixed random seed, so the numbers are exactly reproducible). All four are reproduced in full below.

Listing 1: `src/cache_core.py` – generic set-associative cache, victim cache, hierarchy simulator, and prefetcher classes

```
1 """
2 Exp-04: When Cache Optimizations Make the Processor Slower.
3
4 Core simulator primitives, shared by every experiment in run_experiments.py:
5
6 1. 'Cache'          -- a generic N-way set-associative LRU cache that also
7                      carries a per-line metadata slot (source: demand
8                      or prefetch; used: bool; arrival_clock: int).
9                      A fully-associative structure (the victim cache)
10                     is just a 'Cache' with 'num_sets == 1'.
11 2. 'HierarchySim'   -- L1 -> (optional victim cache) -> L2 -> LLC -> DRAM,
12                      strict inclusion-order lookup, cumulative
13                      ("blocking") latency accounting, WITH a
14                      prefetch-issue hook and enough per-line
15                      provenance bookkeeping to compute prefetch
16                      accuracy / coverage / timeliness / traffic and
17                      useful-data-eviction (pollution) statistics.
18 3. Three prefetcher classes: 'NextLinePrefetcher', 'StridePrefetcher',
19                      'StreamPrefetcher'.
20
21 Modeling choices (stated explicitly, see report Section 2):
22 - Latency accounting is a simple cumulative/serial model: a demand access
23   that misses in L1 and hits in L2 costs L1_LAT + L2_LAT, etc. This is the
24   same simplification used in the Exp-03 simulator. It is adequate for
25   every experiment EXCEPT the blocking-vs-non-blocking / MSHR study, which
26   is specifically ABOUT overlapping outstanding misses and therefore needs
27   its own timing model (see mlp_model.py) -- a single cumulative-latency
28   number cannot represent memory-level parallelism by construction.
29 - Prefetched lines are inserted into the cache functionally at ISSUE time
30   (so they correctly participate in LRU/eviction/pollution bookkeeping the
31   moment they are fetched -- an early, unwanted prefetch pollutes the
32   cache immediately, exactly as in a real design), but each prefetched
33   line also carries a predicted 'arrival_clock'. A later demand access to
34   that line, if it occurs before 'arrival_clock', still has to wait out
35   the remaining latency (a "late" prefetch: useful, but not timely). This
36   gives a genuine timeliness signal without a full event-driven simulator.
37 - Prefetches are issued for the L1 (aggressive: prefetch requests walk the
38   full hierarchy and fill all the way up to L1), which is precisely what
39   lets us observe L1 pollution/displacement effects, not just miss-count
40   changes at L2/LLC.
41 """
42
43 from __future__ import annotations
44
45 from collections import defaultdict
46
47 LINE_SIZE = 64
48 OFFSET_BITS = LINE_SIZE.bit_length() - 1 # 6
49
50
51 # =====
52 # 1. Generic N-way set-associative LRU cache with per-line metadata
53 # =====
54
55 class Cache:
56     __slots__ = (
57         "name", "ways", "num_sets", "set_mask", "index_bits", "latency",
58         "tags", "lru", "meta", "clock", "hits", "misses", "capacity_bytes",
59     )
60
```

```

61 def __init__(self, name: str, size_bytes: int, line_size: int, ways: int, latency: int):
62     self.name = name
63     self.ways = ways
64     self.capacity_bytes = size_bytes
65     num_lines = size_bytes // line_size
66     self.num_sets = max(1, num_lines // ways)
67     assert self.num_sets & (self.num_sets - 1) == 0, (
68         f"{name}: num_sets={self.num_sets} must be a power of two "
69         f"(size={size_bytes}, ways={ways}, line={line_size})"
70     )
71     self.set_mask = self.num_sets - 1
72     self.index_bits = self.num_sets.bit_length() - 1
73     self.latency = latency
74
75     self.tags = [[-1] * ways for _ in range(self.num_sets)]
76     self.lru = [[0] * ways for _ in range(self.num_sets)]
77     self.meta = [[None] * ways for _ in range(self.num_sets)]
78     self.clock = 0
79     self.hits = 0
80     self.misses = 0
81
82 def index_tag(self, line_id: int):
83     return line_id & self.set_mask, line_id >> self.index_bits
84
85 def probe(self, line_id: int):
86     idx, tag = self.index_tag(line_id)
87     row = self.tags[idx]
88     for w in range(self.ways):
89         if row[w] == tag:
90             return True, idx, w
91     return False, idx, None
92
93 def touch(self, idx: int, way: int) -> None:
94     self.clock += 1
95     self.lru[idx][way] = self.clock
96
97 def invalidate(self, idx: int, way: int) -> None:
98     self.tags[idx][way] = -1
99     self.meta[idx][way] = None
100
101 def install(self, idx: int, tag: int, meta):
102     """Insert (idx, tag) with metadata 'meta'. Returns the evicted
103     (old_line_id, old_meta) if a resident line had to be replaced, else
104     None if an empty way was used."""
105     self.clock += 1
106     row_tags = self.tags[idx]
107     row_lru = self.lru[idx]
108     row_meta = self.meta[idx]
109     for w in range(self.ways):
110         if row_tags[w] == -1:
111             row_tags[w] = tag
112             row_lru[w] = self.clock
113             row_meta[w] = meta
114             return None
115     victim = 0
116     min_stamp = row_lru[0]
117     for w in range(1, self.ways):
118         if row_lru[w] < min_stamp:
119             min_stamp = row_lru[w]
120     victim = w
121     old_tag = row_tags[victim]
122     old_meta = row_meta[victim]
123     old_line_id = (old_tag << self.index_bits) | idx
124     row_tags[victim] = tag
125     row_lru[victim] = self.clock
126     row_meta[victim] = meta
127     return (old_line_id, old_meta)
128
129 def put(self, line_id: int, meta):
130     idx, tag = self.index_tag(line_id)
131     return self.install(idx, tag, meta)
132
133 def occupancy(self) -> int:

```

```

134         return sum(1 for row in self.tags for t in row if t != -1)
135
136
137     # =====
138     # 2. Prefetchers
139     # =====
140
141     class NextLinePrefetcher:
142         """Fixed, stateless: on every triggering (miss) reference to line L,
143         prefetch L+1. Distance is not configurable by design (that is the whole
144         point of contrasting it with stride/stream)."""
145         name = "next_line"
146
147         def observe(self, stream_id, line_id: int, was_hit: bool):
148             return (line_id + 1,)
149
150
151     class StridePrefetcher:
152         """Per-stream (per access-stream identity, standing in for a per-PC
153         stride table in real hardware) two-delta stride detector. Once the last
154         two deltas agree, issues ONE prefetch 'distance' strides ahead."""
155         name = "stride"
156
157         def __init__(self, distance: int, confirm: int = 1):
158             self.distance = distance
159             self.confirm = confirm
160             self.state: dict = {}
161
162         def observe(self, stream_id, line_id: int, was_hit: bool):
163             st = self.state.get(stream_id)
164             if st is None:
165                 self.state[stream_id] = {"last": line_id, "stride": None, "conf": 0}
166                 return ()
167             cand = ()
168             if st["last"] is not None:
169                 delta = line_id - st["last"]
170                 if delta != 0 and delta == st["stride"]:
171                     st["conf"] += 1
172                 else:
173                     st["conf"] = 0
174                     st["stride"] = delta
175                     if st["conf"] >= self.confirm and st["stride"]:
176                         cand = (line_id + self.distance * st["stride"],)
177             st["last"] = line_id
178             return cand
179
180
181     class StreamPrefetcher:
182         """Per-stream run-ahead engine. Requires TWO consecutive matching deltas
183         to confirm a stream (more conservative than the stride detector), then
184         maintains a run-ahead window of 'distance' lines: fills the whole window
185         on confirmation, and thereafter advances it by one stride per confirmed
186         step, mimicking a hardware stream buffer's steady-state behaviour."""
187         name = "stream"
188
189         def __init__(self, distance: int, confirm: int = 2):
190             self.distance = distance
191             self.confirm = confirm
192             self.state: dict = {}
193
194         def observe(self, stream_id, line_id: int, was_hit: bool):
195             st = self.state.get(stream_id)
196             if st is None:
197                 self.state[stream_id] = {"last": line_id, "stride": None, "conf": 0, "frontier": None}
198                 return ()
199             cand = []
200             delta = line_id - st["last"]
201             if delta != 0 and delta == st["stride"]:
202                 st["conf"] += 1
203             else:
204                 st["conf"] = 0
205                 st["frontier"] = None
206             st["stride"] = delta

```



```

207         if st["conf"] >= self.confirm and st["stride"]:
208             if st["frontier"] is None:
209                 for k in range(1, self.distance + 1):
210                     cands.append(line_id + k * st["stride"])
211                     st["frontier"] = line_id + self.distance * st["stride"]
212             else:
213                 target = line_id + self.distance * st["stride"]
214                 if target != st["frontier"]:
215                     cands.append(target)
216                     st["frontier"] = target
217         st["last"] = line_id
218         return cands
219
220
221 # =====
222 # 3. Cache hierarchy simulator
223 # =====
224
225 class HierarchySim:
226     def __init__(self, l1_cfg, l2_cfg, llc_cfg, dram_latency: int,
227                 victim_entries: int = 0, victim_latency: int = 3,
228                 prefetcher=None):
229         self.l1 = Cache("L1", *l1_cfg)
230         self.l2 = Cache("L2", *l2_cfg)
231         self.llc = Cache("LLC", *llc_cfg)
232         self.vc = (Cache("VC", victim_entries * LINE_SIZE, LINE_SIZE, victim_entries, victim_latency)
233                   if victim_entries > 0 else None)
234         self.dram_latency = dram_latency
235         self.prefetcher = prefetcher
236
237         self.clock = 0
238         self.total_accesses = 0
239         self.dram_accesses = 0
240         self.dram_prefetch_accesses = 0
241
242         self.prefetch_issued = 0
243         self.prefetch_redundant = 0
244         self.prefetch_useful = 0
245         self.prefetch_timely = 0
246         self.prefetch_late = 0
247         self.prefetch_wasted_evicted = 0
248         self.useful_data_evictions = 0
249
250         # L1 hit/miss broken out per logical access-stream ("agg_state",
251         # "ingest_records", ...) -- lets us see e.g. the aggregation
252         # state's own residency/hit-rate collapse under pressure, which
253         # the aggregate L1 miss rate alone would hide.
254         self.stream_stats = defaultdict(lambda: {"hits": 0, "misses": 0})
255
256     # ---- eviction bookkeeping -----
257     def _account_eviction(self, evicted) -> None:
258         if evicted is None:
259             return
260         _old_line_id, old_meta = evicted
261         if old_meta is None:
262             return
263         if old_meta["source"] == "demand" and old_meta.get("used"):
264             self.useful_data_evictions += 1
265         elif old_meta["source"] == "prefetch" and not old_meta.get("used"):
266             self.prefetch_wasted_evicted += 1
267
268     def _fill_l1_from(self, line_id: int, meta: dict) -> None:
269         evicted = self.l1.put(line_id, dict(meta))
270         self._account_eviction(evicted)
271         if evicted is not None and self.vc is not None:
272             old_line_id, old_meta = evicted
273             if old_meta is not None:
274                 ev2 = self.vc.put(old_line_id, old_meta)
275                 self._account_eviction(ev2)
276
277     def _fill_l2_l1_from(self, line_id: int, meta: dict) -> None:
278         ev2 = self.l2.put(line_id, dict(meta))
279         self._account_eviction(ev2)

```

```

280     self._fill_l1_from(line_id, meta)
281
282     def _fill_llc_l2_l1_from(self, line_id: int, meta: dict) -> None:
283         evL = self.llc.put(line_id, dict(meta))
284         self._account_eviction(evL)
285         self._fill_l2_l1_from(line_id, meta)
286
287     # ---- demand access -----
288     def access(self, addr: int, stream_id="default") -> None:
289         self.total_accesses += 1
290         line_id = addr >> OFFSET_BITS
291         now = self.clock
292
293         hit1, idx1, way1 = self.l1.probe(line_id)
294         ss = self.stream_stats[stream_id]
295         ss["hits" if hit1 else "misses"] += 1
296         if hit1:
297             meta = self.l1.meta[idx1][way1]
298             self.l1.touch(idx1, way1)
299             self.l1.hits += 1
300             cost = self.l1.latency
301             if meta is not None:
302                 if meta["source"] == "prefetch" and not meta["used"]:
303                     meta["used"] = True
304                     self.prefetch_useful += 1
305                     if now >= meta["arrival_clock"]:
306                         self.prefetch_timely += 1
307                 else:
308                     self.prefetch_late += 1
309                     cost += (meta["arrival_clock"] - now)
310             else:
311                 meta["used"] = True
312             self.clock += cost
313             was_hit = True
314         else:
315             self.l1.misses += 1
316             was_hit = False
317             served = False
318             if self.vc is not None:
319                 hitv, idxv, wayv = self.vc.probe(line_id)
320                 if hitv:
321                     self.vc.hits += 1
322                     vmeta = self.vc.meta[idxv][wayv] or {"source": "demand", "used": True}
323                     vmeta["used"] = True
324                     self.vc.invalidate(idxv, wayv)
325                     evicted = self.l1.put(line_id, vmeta)
326                     self._account_eviction(evicted)
327                     if evicted is not None:
328                         old_line_id, old_meta = evicted
329                         if old_meta is not None:
330                             ev2 = self.vc.put(old_line_id, old_meta)
331                             self._account_eviction(ev2)
332                     self.clock += self.l1.latency + self.vc.latency
333                     served = True
334                 else:
335                     self.vc.misses += 1
336
337             if not served:
338                 hit2, idx2, way2 = self.l2.probe(line_id)
339                 if hit2:
340                     meta = self.l2.meta[idx2][way2] or {"source": "demand", "used": True}
341                     meta["used"] = True
342                     self.l2.touch(idx2, way2)
343                     self.l2.hits += 1
344                     self._fill_l1_from(line_id, meta)
345                     self.clock += self.l1.latency + self.l2.latency
346                 else:
347                     self.l2.misses += 1
348                 hit3, idx3, way3 = self.llc.probe(line_id)
349                 if hit3:
350                     meta = self.llc.meta[idx3][way3] or {"source": "demand", "used": True}
351                     meta["used"] = True
352                     self.llc.touch(idx3, way3)

```

```

353         self.llc.hits += 1
354         self._fill_l2_l1_from(line_id, meta)
355         self.clock += self.l1.latency + self.l2.latency + self.llc.latency
356     else:
357         self.llc.misses += 1
358         self.dram_accesses += 1
359         self._fill_llc_l2_l1_from(line_id, {"source": "demand", "used": True})
360         self.clock += self.l1.latency + self.l2.latency + self.llc.latency + self.
dram_latency

361
362     if self.prefetcher is not None:
363         for cand in self.prefetcher.observe(stream_id, line_id, was_hit):
364             if cand >= 0:
365                 self._issue_prefetch(cand)
366
367     # ---- prefetch issue (async w.r.t. the demand clock, but walks the
368     # same functional hierarchy so it generates real traffic/evictions) ---
369     def _issue_prefetch(self, line_id: int) -> None:
370         hit1, _, _ = self.l1.probe(line_id)
371         if hit1:
372             self.prefetch_redundant += 1
373             return
374         if self.vc is not None:
375             hitv, _, _ = self.vc.probe(line_id)
376             if hitv:
377                 self.prefetch_redundant += 1
378                 return
379
380         self.prefetch_issued += 1
381         now = self.clock
382         hit2, _, _ = self.l2.probe(line_id)
383         if hit2:
384             lat = self.l1.latency + self.l2.latency
385             meta = {"source": "prefetch", "used": False, "arrival_clock": now + lat}
386             self._fill_l1_from(line_id, meta)
387             return
388         hit3, _, _ = self.llc.probe(line_id)
389         if hit3:
390             lat = self.l1.latency + self.l2.latency + self.llc.latency
391             meta = {"source": "prefetch", "used": False, "arrival_clock": now + lat}
392             self._fill_l2_l1_from(line_id, meta)
393             return
394         self.dram_prefetch_accesses += 1
395         lat = self.l1.latency + self.l2.latency + self.llc.latency + self.dram_latency
396         meta = {"source": "prefetch", "used": False, "arrival_clock": now + lat}
397         self._fill_llc_l2_l1_from(line_id, meta)
398
399     # ---- reporting -----
400     def snapshot(self) -> dict:
401         def rate(h, m):
402             return 100.0 * m / (h + m) if (h + m) else 0.0
403         return {
404             "total_accesses": self.total_accesses,
405             "clock": self.clock,
406             "amat": self.clock / self.total_accesses if self.total_accesses else 0.0,
407             "l1_hits": self.l1.hits, "l1_misses": self.l1.misses,
408             "l1_miss_pct": rate(self.l1.hits, self.l1.misses),
409             "vc_hits": self.vc.hits if self.vc else 0,
410             "vc_misses": self.vc.misses if self.vc else 0,
411             "l2_hits": self.l2.hits, "l2_misses": self.l2.misses,
412             "l2_miss_pct": rate(self.l2.hits, self.l2.misses),
413             "llc_hits": self.llc.hits, "llc_misses": self.llc.misses,
414             "llc_miss_pct": rate(self.llc.hits, self.llc.misses),
415             "dram_accesses": self.dram_accesses,
416             "dram_prefetch_accesses": self.dram_prefetch_accesses,
417             "prefetch_issued": self.prefetch_issued,
418             "prefetch_redundant": self.prefetch_redundant,
419             "prefetch_useful": self.prefetch_useful,
420             "prefetch_timely": self.prefetch_timely,
421             "prefetch_late": self.prefetch_late,
422             "prefetch_wasted_evicted": self.prefetch_wasted_evicted,
423             "prefetch_accuracy_pct": 100.0 * self.prefetch_useful / self.prefetch_issued if self.
prefetch_issued else 0.0,

```

```

424         "prefetch_timeliness_pct": 100.0 * self.prefetch_timely / self.prefetch_useful if self.
         prefetch_useful else 0.0,
425         "useful_data_evictions": self.useful_data_evictions,
426     }
427
428
429 # =====
430 # 4. Standard processor-model parameters (Sapphire Rapids, simplified --
431 # see report Section 1 for the exact caveats on these numbers)
432 # =====
433
434 L1_SIZE = 48 * 1024          # 48 KB
435 L1_WAYS = 12
436 L1_LATENCY = 5
437
438 L2_SIZE = 2 * 1024 * 1024   # 2 MB
439 L2_WAYS = 16
440 L2_LATENCY = 16
441
442 LLC_SIZE = 15 * 1024 * 1024 # 15 MiB aggregate (8 x 1.875 MB)
443 LLC_WAYS = 15
444 LLC_LATENCY = 60
445
446 DRAM_LATENCY = 200
447
448 VC_LATENCY = 3
449
450
451 def baseline_kwargs(**overrides):
452     cfg = dict(
453         l1_cfg=(L1_SIZE, L1_WAYS, L1_LATENCY),
454         l2_cfg=(L2_SIZE, L2_WAYS, L2_LATENCY),
455         llc_cfg=(LLC_SIZE, LLC_WAYS, LLC_LATENCY),
456         dram_latency=DRAM_LATENCY,
457         victim_entries=0,
458         victim_latency=VC_LATENCY,
459         prefetcher=None,
460     )
461     cfg.update(overrides)
462     return cfg

```

Listing 2: src/workload.py – the five-stage pipeline address-stream generators

```

1  """
2  Exp-04 workload: a five-stage synthetic data-processing pipeline.
3
4  1. Data Ingestion    -- sequential scan of a record array (much larger
5                       than any private cache) interleaved with repeated
6                       touches of a small, reused metadata/parameter
7                       block.
8  2. Feature Extraction -- per-record field extraction at a CONFIGURABLE
9                       record-level stride (contiguous -> large),
10                      forward or backward, touching a fixed number of
11                      records regardless of stride so "useful work"
12                      stays constant while only the ADDRESS PATTERN
13                      changes.
14  3. Feature Aggregation -- small, frequently-reused accumulator state,
15                      updated every 'agg_batch' input records (batch
16                      size controls reuse distance / interleave
17                      pressure).
18  4. Lookup & Scoring  -- an index structure accessed with a configurable
19                      mix of pseudo-random indices and a periodic,
20                      partially-predictable regular component.
21  5. Result Generation -- two variants of equal "useful work":
22                      (a) a dependent pointer-chase (each address
23                      depends on the previous "load"), and
24                      (b) K independent streams, round-robin
25                      interleaved so consecutive accesses are
26                      mutually independent.
27
28  All generators yield '(address, stream_id)' pairs. 'stream_id' stands in for
29  "the load instruction/PC that issued this access" -- the granularity real
30  stride/stream prefetchers key their per-stream state on. Every stage is a

```

```

31 plain Python generator (no data values are modeled, only the address
32 stream -- the same convention used in Assignment 1 / Assignment 3), except
33 the dependent-chain result-generation stream, whose *visitation order* is a
34 precomputed random cyclic permutation: this is the standard way pointer-
35 chasing benchmarks (e.g. lat_mem_rd) are modeled without simulating actual
36 memory contents, and it preserves the property that matters for this
37 assignment -- each hop is not predictable from the previous address, and by
38 construction the next request cannot be issued before the previous one
39 "returns".
40 """
41
42 from __future__ import annotations
43
44 import random
45 from dataclasses import dataclass, field
46
47
48 # =====
49 # Layout helpers -- disjoint byte-address regions, one per array
50 # =====
51
52 @dataclass
53 class Layout:
54     bases: dict = field(default_factory=dict)
55     _cursor: int = 0
56
57     def alloc(self, name: str, nbytes: int) -> int:
58         base = self._cursor
59         self.bases[name] = base
60         self._cursor += nbytes
61         return base
62
63     def __getitem__(self, name):
64         return self.bases[name]
65
66
67 # =====
68 # Stage 1: Data Ingestion
69 # =====
70
71 RECORD_BYTES = 128
72 FIELD_BYTES = 8
73 FIELDS_PER_RECORD = RECORD_BYTES // FIELD_BYTES # 16
74 METADATA_BYTES = 4096 # small, reused every record
75
76
77 def stage_ingestion(layout: Layout, n_records: int, metadata_touches: int = 2):
78     """Sequential record scan; the metadata/params block is re-touched
79     'metadata_touches' times per record (stands in for configurable
80     per-record computation intensity that repeatedly consults shared
81     parameters)."""
82     rec_base = layout["records"]
83     meta_base = layout["metadata"]
84     n_meta_lines = max(1, METADATA_BYTES // 64)
85     for i in range(n_records):
86         rb = rec_base + i * RECORD_BYTES
87         for f in range(0, FIELDS_PER_RECORD, 8): # touch every 8th field -> 2 lines/record
88             yield rb + f * FIELD_BYTES, "ingest_records"
89         for t in range(metadata_touches):
90             yield meta_base + (t % n_meta_lines) * 64, "ingest_metadata"
91
92
93 # =====
94 # Stage 2: Feature Extraction
95 # =====
96
97 def stage_extraction(layout: Layout, n_records: int, extract_count: int,
98                     stride_records: int, fields_per_record: int = 3,
99                     forward: bool = True):
100     """Touch 'extract_count' records (regardless of stride, so useful work
101     is constant), selecting record i_k = (k * stride_records) % n_records,
102     k ascending (forward) or descending (backward). At each selected
103     record, read 'fields_per_record' fields."""

```

```

104     rec_base = layout["records"]
105     field_offsets = [f * (FIELD_BYTES * 3) for f in range(fields_per_record)] # spread within record
106     ks = range(extract_count) if forward else range(extract_count - 1, -1, -1)
107     for k in ks:
108         i = (k * stride_records) % n_records
109         rb = rec_base + i * RECORD_BYTES
110         for off in field_offsets:
111             yield rb + (off % RECORD_BYTES), "extract"
112
113
114 # =====
115 # Stage 3: Feature Aggregation
116 # =====
117
118 def stage_aggregation(layout: Layout, n_records: int, agg_entries: int,
119                       agg_batch: int, rng: random.Random):
120     """For every 'agg_batch' input records streamed past, touch one
121     aggregation-state entry (small, hot, reused array)."""
122     rec_base = layout["records"]
123     agg_base = layout["agg_state"]
124     entry_bytes = 8
125     n_entries = agg_entries
126     for i in range(n_records):
127         rb = rec_base + i * RECORD_BYTES
128         yield rb, "agg_input"
129         if i % agg_batch == 0:
130             slot = rng.randrange(n_entries)
131             yield agg_base + slot * entry_bytes, "agg_state"
132
133
134 # =====
135 # Stage 4: Lookup & Scoring
136 # =====
137
138 def stage_lookup(layout: Layout, lookup_count: int, index_entries: int,
139                 p_random: float, regular_period: int, rng: random.Random):
140     """Mix of pseudo-random index accesses and a periodic, partially
141     predictable regular component (recurring regularities)."""
142     idx_base = layout["index"]
143     entry_bytes = 32
144     regular_cursor = 0
145     for _ in range(lookup_count):
146         if rng.random() < p_random:
147             slot = rng.randrange(index_entries)
148         else:
149             slot = regular_cursor % index_entries
150             regular_cursor += regular_period
151         yield idx_base + slot * entry_bytes, "lookup"
152
153
154 # =====
155 # Stage 5: Result Generation -- dependent chain vs independent streams
156 # =====
157
158 def build_chain_permutation(chain_entries: int, rng: random.Random):
159     """A random cyclic permutation over 'chain_entries' slots: visiting it
160     in order models pointer-chasing (each 'next' address is unpredictable
161     from the current one, and cannot be known before the current load
162     completes)."""
163     order = list(range(chain_entries))
164     rng.shuffle(order)
165     return order
166
167
168 def stage_result_dependent(layout: Layout, chain_entries: int, steps: int,
169                             permutation):
170     base = layout["chain"]
171     entry_bytes = 64 # one line per node
172     for s in range(steps):
173         slot = permutation[s % chain_entries]
174         yield base + slot * entry_bytes, "resgen_dep"
175
176

```

```

177 def stage_result_independent(layout: Layout, k_streams: int, steps_per_stream: int,
178                               chain_entries_per_stream: int, rng: random.Random):
179     """K mutually-independent pointer-chase chains, round-robin interleaved
180     one step per stream per round. Accesses WITHIN one stream are still a
181     dependent chain (each is a genuine "next useful step" of that stream's
182     own computation) -- what makes the streams "independent" is that stream
183     k's next access never waits on stream j's outstanding request, so up to
184     K requests (one per stream) can be truly outstanding at once. This is
185     what makes memory-level parallelism here bounded by K, not unbounded --
186     exactly what the blocking-vs-non-blocking / MSHR experiment needs to
187     show a genuine plateau."""
188     base = layout["streams"]
189     entry_bytes = 64
190     stream_span = chain_entries_per_stream * entry_bytes
191     perms = []
192     for _ in range(k_streams):
193         p = list(range(chain_entries_per_stream))
194         rng.shuffle(p)
195         perms.append(p)
196     for r in range(steps_per_stream):
197         for k in range(k_streams):
198             slot = perms[k][r % chain_entries_per_stream]
199             yield base + k * stream_span + slot * entry_bytes, f"resgen_indep_{k}"
200
201
202 # =====
203 # Config + full-pipeline / combined-pressure drivers
204 # =====
205
206 @dataclass
207 class WorkloadConfig:
208     n_records: int = 120_000
209     metadata_touches: int = 2
210
211     extract_count: int = 90_000
212     extract_stride_records: int = 1
213     extract_fields: int = 3
214     extract_forward: bool = True
215
216     agg_entries: int = 512
217     agg_batch: int = 4
218
219     index_entries: int = 300_000
220     lookup_count: int = 90_000
221     lookup_p_random: float = 0.6
222     lookup_regular_period: int = 7
223
224     chain_entries: int = 60_000
225     resgen_steps: int = 60_000
226     k_streams: int = 8
227
228     seed: int = 42
229
230
231 def make_layout(cfg: WorkloadConfig) -> Layout:
232     lay = Layout()
233     lay.alloc("records", cfg.n_records * RECORD_BYTES)
234     lay.alloc("metadata", METADATA_BYTES)
235     lay.alloc("agg_state", cfg.agg_entries * 8)
236     lay.alloc("index", cfg.index_entries * 32)
237     lay.alloc("chain", cfg.chain_entries * 64)
238     lay.alloc("streams", cfg.k_streams * cfg.resgen_steps * 64 * 2 + 4096)
239     return lay
240
241
242 def full_pipeline_stream(cfg: WorkloadConfig, resgen_variant: str = "independent"):
243     """Yields (addr, stream_id, stage) for the complete five-stage pipeline,
244     stage by stage, in order -- WITHOUT clearing cache state between
245     stages (so later stages inherit whatever residency earlier stages left
246     behind, as specified)."""
247     rng = random.Random(cfg.seed)
248     lay = make_layout(cfg)
249

```

```

250     for addr, sid in stage_ingestion(lay, cfg.n_records, cfg.metadata_touches):
251         yield addr, sid, "1_ingestion"
252     for addr, sid in stage_extraction(lay, cfg.n_records, cfg.extract_count,
253                                     cfg.extract_stride_records, cfg.extract_fields,
254                                     cfg.extract_forward):
255         yield addr, sid, "2_extraction"
256     for addr, sid in stage_aggregation(lay, cfg.n_records, cfg.agg_entries,
257                                       cfg.agg_batch, rng):
258         yield addr, sid, "3_aggregation"
259     for addr, sid in stage_lookup(lay, cfg.lookup_count, cfg.index_entries,
260                                  cfg.lookup_p_random, cfg.lookup_regular_period, rng):
261         yield addr, sid, "4_lookup"
262     if resgen_variant == "independent":
263         steps_per_stream = cfg.resgen_steps // cfg.k_streams
264         chain_per_stream = max(2, cfg.chain_entries // cfg.k_streams)
265         for addr, sid in stage_result_independent(lay, cfg.k_streams, steps_per_stream,
266                                                  chain_per_stream, rng):
267             yield addr, sid, "5_result_gen"
268     else:
269         perm = build_chain_permutation(cfg.chain_entries, rng)
270         for addr, sid in stage_result_dependent(lay, cfg.chain_entries, cfg.resgen_steps, perm):
271             yield addr, sid, "5_result_gen"
272
273
274 def combined_pressure_stream(cfg: WorkloadConfig, pressure: int, max_pressure: int = 64):
275     """Ingestion + Extraction + Aggregation, ROUND-ROBIN interleaved at
276     record granularity (rather than run sequentially), so continuously
277     arriving input data genuinely competes, cycle by cycle, with the
278     frequently-reused aggregation state for cache residency. 'pressure'
279     controls how many FRESH, never-before-touched foreign lines (drawn
280     from a dedicated, monotonically-advancing filler region -- distinct
281     from any bounded, wrap-around array) are injected between successive
282     aggregation-state touches: this directly and monotonically controls
283     the reuse DISTANCE separating one visit to the hot state from the
284     next, with no risk of an accidental short address-cycle (e.g. a
285     stride sharing a factor with a bounded array's length) creating
286     spurious extra reuse at some pressure levels and not others."""
287     rng = random.Random(cfg.seed)
288     lay = make_layout(cfg)
289     rec_base = lay["records"]
290     agg_base = lay["agg_state"]
291     filler_base = lay.alloc("pressure_filler", max_pressure * cfg.n_records * 64 + 4096)
292     n_records = cfg.n_records
293     agg_batch = max(1, cfg.agg_batch)
294     cursor = 0
295
296     for i in range(n_records):
297         rb = rec_base + i * RECORD_BYTES
298         yield rb, "ingest_records"
299         yield rb + 64, "ingest_records"
300         for _ in range(pressure):
301             yield filler_base + cursor * 64, "extract"
302             cursor += 1
303         if i % agg_batch == 0:
304             slot = rng.randrange(cfg.agg_entries)
305             yield agg_base + slot * 8, "agg_state"

```

Listing 3: src/mlp_model.py – MSHR / non-blocking-cache timing model

```

1  """
2  Blocking vs. non-blocking cache / MSHR timing model, used ONLY for the
3  Result-Generation experiment (Section 7 of the report).
4
5  Why a separate model from 'HierarchySim's own cumulative clock: that clock
6  is deliberately a *blocking*, single-outstanding-miss model (every access,
7  hit or miss, is fully serialized). Memory-level parallelism is precisely the
8  ability of MULTIPLE misses to be outstanding and completing concurrently,
9  which a single running cycle counter cannot represent. So this module takes
10 the hit/miss CLASSIFICATION (and the latency each access would cost in
11 isolation) from 'HierarchySim', and re-times the access sequence under an
12 explicit MSHR model:
13
14 - 'mshr_count' outstanding-miss slots, each tracked by its "free at" cycle.

```



```

15 - A demand HIT never needs an MSHR; it is charged its L1 latency and the
16   core's issue point advances by that amount (simple in-order issue).
17 - A demand MISS needs a free MSHR slot. If one is free, the request starts
18   immediately (possibly overlapping previously issued, still-outstanding
19   misses); if all 'mshr_count' slots are busy, issuing STALLS until one
20   frees (the "no free MSHR -> stall" structural hazard).
21 - 'dependent=True' additionally forces the core to wait for the miss's
22   OWN completion before issuing anything else (the next address is not
23   known until this load returns) -- this is true regardless of
24   'mshr_count', which is exactly the point: extra MSHRs cannot help a
25   request stream that has no independence to exploit.
26 - 'dependent=False' lets the core keep issuing subsequent (independent)
27   misses into other free MSHR slots while earlier ones are still
28   outstanding -- multiple misses overlap in time, hiding their latency
29   behind one another (memory-level parallelism).
30
31 'mshr_count=1' with 'dependent=False' degenerates to a fully blocking
32 cache: only one miss can ever be outstanding, so independent streams gain
33 nothing over the dependent case -- exactly the textbook definition of a
34 blocking cache.
35 """
36
37 from __future__ import annotations
38
39 import heapq
40
41 from cache_core import HierarchySim
42
43
44 def classify_stream(addr_stream, hierarchy_kwargs):
45     """Run the address stream through a baseline (no VC, no prefetch)
46     HierarchySim purely to classify each access as a hit or a miss and to
47     record the latency it would cost IN ISOLATION (i.e. the per-access
48     delta of the hierarchy's own blocking clock) -- this delta already
49     encodes which level served the request (L1/L2/LLC/DRAM) via the
50     cumulative-latency convention used everywhere else in this project."""
51     sim = HierarchySim(**hierarchy_kwargs)
52     lats = []
53     sids = []
54     for addr, sid in addr_stream:
55         before = sim.clock
56         sim.access(addr, sid)
57         lats.append(sim.clock - before)
58         sids.append(sid)
59     return lats, sids, sim.snapshot(), sim.l1.latency
60
61
62 def simulate_mshr(lats, stream_ids, mshr_count: int, l1_latency: int):
63     """General timing model with two overlapping constraints:
64
65     1. WITHIN one stream_id, accesses are dependent -- the next access on
66        that stream cannot issue before the previous one on that SAME
67        stream has completed ('stream_ready[sid]').
68     2. ACROSS all streams, at most 'mshr_count' misses may be outstanding
69        at once (the shared MSHR resource, 'heap'); a miss that finds no
70        free slot stalls until one frees.
71     3. A single global issue port (>= 1 cycle between any two issues) is
72        also modeled, but with realistic MSHR counts this is never the
73        binding constraint here -- (1) and (2) are.
74
75     Pass every access with the SAME stream_id to get the fully-serialized
76     "dependent chain" behaviour (case 1 alone forces total serialization,
77     irrespective of 'mshr_count'). Pass K distinct stream_ids (round-robin
78     interleaved) to get the "K independent streams" behaviour, where
79     increasing 'mshr_count' helps only up to about K before saturating,
80     since at most K requests (one per stream) can ever be simultaneously
81     ready to issue.
82     """
83     heap = [0] * max(1, mshr_count)
84     heapq.heapify(heap)
85     stream_ready: dict = {}
86     global_issue = 0
87     max_completion = 0

```

```

88     n_misses = 0
89     n_hits = 0
90     miss_service_sum = 0
91
92     for lat, sid in zip(lats, stream_ids):
93         ready = stream_ready.get(sid, 0)
94         if global_issue > ready:
95             ready = global_issue
96         is_miss = lat > l1_latency
97         if not is_miss:
98             n_hits += 1
99             finish = ready + lat
100            stream_ready[sid] = finish
101            global_issue = ready + 1
102            if finish > max_completion:
103                max_completion = finish
104            continue
105
106            n_misses += 1
107            miss_service_sum += lat
108            earliest_free = heap[0]
109            start = ready if ready > earliest_free else earliest_free
110            completion = start + lat
111            heapq.heapreplace(heap, completion)
112            stream_ready[sid] = completion
113            global_issue = start + 1
114            if completion > max_completion:
115                max_completion = completion
116
117            total_cycles = max(global_issue, max_completion)
118            avg_miss_service = miss_service_sum / n_misses if n_misses else 0.0
119            return {
120                "total_cycles": total_cycles,
121                "n_accesses": len(lats),
122                "n_hits": n_hits,
123                "n_misses": n_misses,
124                "avg_miss_service_cycles": avg_miss_service,
125                "cycles_per_access": total_cycles / len(lats) if lats else 0.0,
126            }

```

Listing 4: `run_experiments.py` – experiment driver, output writers

```

1  """
2  Exp-04: When Cache Optimizations Make the Processor Slower -- experiment
3  driver. Runs the seven experiment groups (A-G) described in the report,
4  writes CSV/JSON results, matplotlib PNG plots, an append-only master
5  ledger, and a LaTeX tables fragment ('results/tables.tex') that the report
6  \\input{}s directly.
7
8  Run with: python3 run_experiments.py
9  """
10
11  from __future__ import annotations
12
13  import csv
14  import json
15  import random
16  import sys
17  import time
18  from pathlib import Path
19
20  sys.path.insert(0, str(Path(__file__).parent / "src"))
21
22  import matplotlib
23  matplotlib.use("Agg")
24  import matplotlib.pyplot as plt
25
26  import cache_core
27  import workload
28  import mlp_model
29
30  RESULTS_DIR = Path(__file__).parent / "results"
31  PLOTS_DIR = RESULTS_DIR / "plots"

```

```

32 SEED = 42
33
34
35 # =====
36 # 0. Workload configurations
37 # =====
38
39 DEFAULT_CFG = workload.WorkloadConfig(
40     n_records=80_000, metadata_touches=2,
41     extract_count=60_000, extract_stride_records=1, extract_fields=3, extract_forward=True,
42     agg_entries=512, agg_batch=4,
43     index_entries=200_000, lookup_count=60_000, lookup_p_random=0.6, lookup_regular_period=7,
44     chain_entries=40_000, resgen_steps=40_000, k_streams=8,
45     seed=SEED,
46 )
47
48 PRESSURE_CFG = workload.WorkloadConfig(
49     n_records=40_000, metadata_touches=2,
50     extract_count=1, extract_stride_records=1, extract_fields=1, extract_forward=True,
51     agg_entries=256, agg_batch=4,
52     index_entries=1_000, lookup_count=1, lookup_p_random=0.6, lookup_regular_period=7,
53     chain_entries=1_000, resgen_steps=800, k_streams=8,
54     seed=SEED,
55 )
56
57
58 # =====
59 # 1. Generic helpers
60 # =====
61
62 _COUNTER_KEYS = (
63     "total_accesses", "l1_hits", "l1_misses", "vc_hits", "vc_misses",
64     "l2_hits", "l2_misses", "l1c_hits", "l1c_misses", "dram_accesses",
65     "dram_prefetch_accesses", "prefetch_issued", "prefetch_redundant",
66     "prefetch_useful", "prefetch_timely", "prefetch_late",
67     "prefetch_wasted_evicted", "useful_data_evictions", "clock",
68 )
69
70
71 def delta_snapshot(before: dict, after: dict) -> dict:
72     d = {k: after[k] - before[k] for k in _COUNTER_KEYS}
73     acc = d["total_accesses"]
74     d["amat"] = d["clock"] / acc if acc else 0.0
75     l1h, l1m = d["l1_hits"], d["l1_misses"]
76     d["l1_miss_pct"] = 100.0 * l1m / (l1h + l1m) if (l1h + l1m) else 0.0
77     l2h, l2m = d["l2_hits"], d["l2_misses"]
78     d["l2_miss_pct"] = 100.0 * l2m / (l2h + l2m) if (l2h + l2m) else 0.0
79     lh, lm = d["l1c_hits"], d["l1c_misses"]
80     d["l1c_miss_pct"] = 100.0 * lm / (lh + lm) if (lh + lm) else 0.0
81     pi, pu, pt = d["prefetch_issued"], d["prefetch_useful"], d["prefetch_timely"]
82     d["prefetch_accuracy_pct"] = 100.0 * pu / pi if pi else 0.0
83     d["prefetch_timeliness_pct"] = 100.0 * pt / pu if pu else 0.0
84     return d
85
86
87 def expected_stage_counts(cfg: workload.WorkloadConfig, resgen_variant: str) -> dict:
88     ingest = cfg.n_records * (2 + cfg.metadata_touches)
89     extract = cfg.extract_count * cfg.extract_fields
90     agg = cfg.n_records + (cfg.n_records + cfg.agg_batch - 1) // cfg.agg_batch
91     lookup = cfg.lookup_count
92     if resgen_variant == "independent":
93         steps_per_stream = cfg.resgen_steps // cfg.k_streams
94         resgen = steps_per_stream * cfg.k_streams
95     else:
96         resgen = cfg.resgen_steps
97     return {"1_ingestion": ingest, "2_extraction": extract, "3_aggregation": agg,
98           "4_lookup": lookup, "5_result_gen": resgen}
99
100
101 def run_pipeline_staged(cfg: workload.WorkloadConfig, resgen_variant: str = "independent",
102                        cold_frac: float = 0.2, **kwargs_overrides):
103     """Runs the complete 5-stage pipeline through one HierarchySim (state
104     carried across stages, never reset), returning per-stage stats AND a

```

```

105 cold(first 'cold_frac')-vs-steady(rest) split within each stage.""
106 hkwargs = cache_core.baseline_kwargs(**hkwargs_overrides)
107 sim = cache_core.HierarchySim(**hkwargs)
108 expected = expected_stage_counts(cfg, resgen_variant)
109
110 stage_rows, cold_rows = [], []
111 last_stage = None
112 stage_before = None
113 stage_count = 0
114 cold_target = None
115 cold_snap = None
116
117 def close_stage():
118     after = sim.snapshot()
119     row = {"stage": last_stage, "n_accesses_expected": expected[last_stage]}
120     row.update(delta_snapshot(stage_before, after))
121     stage_rows.append(row)
122     if cold_snap is not None:
123         r1 = {"stage": last_stage + "_cold_0-20pct"}
124         r1.update(delta_snapshot(stage_before, cold_snap))
125         r2 = {"stage": last_stage + "_steady_20-100pct"}
126         r2.update(delta_snapshot(cold_snap, after))
127         cold_rows.append(r1)
128         cold_rows.append(r2)
129
130 for addr, sid, stage in workload.full_pipeline_stream(cfg, resgen_variant):
131     if stage != last_stage:
132         if last_stage is not None:
133             close_stage()
134         last_stage = stage
135         stage_before = sim.snapshot()
136         stage_count = 0
137         cold_target = max(1, round(cold_frac * expected[stage]))
138         cold_snap = None
139         sim.access(addr, sid)
140         stage_count += 1
141         if cold_snap is None and stage_count >= cold_target:
142             cold_snap = sim.snapshot()
143     close_stage()
144
145 overall = sim.snapshot()
146 return {"stages": stage_rows, "cold_steady": cold_rows, "overall": overall, "sim": sim}
147
148
149 def pct(n, d):
150     return 100.0 * n / d if d else 0.0
151
152
153 # =====
154 # 2. Experiment A -- baseline characterization
155 # =====
156
157 def exp_a_baseline():
158     print("\n=== Exp A: baseline characterization ===")
159     res = run_pipeline_staged(DEFAULT_CFG, resgen_variant="independent")
160     for row in res["stages"]:
161         print(f"    {row['stage']:<14s} acc={row['total_accesses']:>8,d}  "
162               f"L1miss%={row['l1_miss_pct']:.5.2f}  L2miss%={row['l2_miss_pct']:.5.2f}  "
163               f"LLCmiss%={row['llc_miss_pct']:.5.2f}  AMAT={row['amat']:.6.2f}")
164     print(f"    OVERALL clock={res['overall']['clock']:,}  AMAT={res['overall']['amat']:.2f}  "
165           f"L1miss%={res['overall']['l1_miss_pct']:.2f}")
166     return res
167
168
169 # =====
170 # 3. Experiment B -- victim cache
171 # =====
172
173 VC_SIZES = (0, 8, 16, 32, 64)
174
175
176 def exp_b_victim_cache():
177     print("\n=== Exp B: victim cache sweep ===")

```

```

178 rows = []
179 for vc in VC_SIZES:
180     res = run_pipeline_staged(DEFAULT_CFG, resgen_variant="independent", victim_entries=vc)
181     s = dict(res["overall"])
182     s["victim_entries"] = vc
183     s["extra_storage_bytes"] = vc * 64
184     rows.append(s)
185     print(f"    VC={vc:>3d} entries clock={s['clock']:>10,d} L1miss%={s['l1_miss_pct']:.5.2f} "
186           f"vc_hits={s['vc_hits']:>7,d} AMAT={s['amat']:.2f}")
187
188     # comparable-storage alternative: L1 stays 12-way, but add 64 extra
189     # LINES worth of capacity via one extra way (13-way) -- same +4096 B
190     # as the 64-entry victim cache, so the two are a fair, equal-budget
191     # comparison.
192     l1_bigger = (cache_core.L1_SIZE + 64 * 64, cache_core.LINE_SIZE, 13, cache_core.L1_LATENCY)
193     res_assoc = run_pipeline_staged(DEFAULT_CFG, resgen_variant="independent", l1_cfg=l1_bigger)
194     assoc_row = dict(res_assoc["overall"])
195     assoc_row["label"] = "L1_13way_(+4KB, no VC)"
196     print(f"    L1 13-way (+4KB, no VC): clock={assoc_row['clock']:,} L1miss%={assoc_row['l1_miss_pct']:.2f}")
197
198     return {"vc_sweep": rows, "assoc_compare": assoc_row}
199
200
201 def exp_b_conflict_microbench():
202     """The full pipeline's misses are overwhelmingly cold/capacity misses on
203     a streaming dataset far larger than any cache -- a poor showcase for a
204     victim cache, which specifically targets CONFLICT misses (repeated
205     thrashing among a *few* addresses that alias to the same set of a
206     limited-associativity cache). This isolates that behaviour directly:
207     N = L1_ways + 3 addresses, all mapping to the SAME L1 set, accessed in
208     a round-robin loop -- a classic pathological pattern that guarantees
209     every access misses once N exceeds the set's associativity, and that a
210     victim cache of >= (N - ways) entries should almost fully absorb."""
211     print("\n=== Exp B (supplementary): pathological same-set conflict microbenchmark ===")
212     ways = cache_core.L1_WAYS
213     num_sets = 64 # L1's num_sets at (48KB, 12-way, 64B lines)
214     extra = 3
215     N = ways + extra
216     ROUNDS = 3000
217     addrs = [(t * num_sets) * cache_core.LINE_SIZE for t in range(N)]
218     rows = []
219     for vc in (0, 1, 2, 3, 4, 8):
220         sim = cache_core.HierarchySim(**cache_core.baseline_kwargs(victim_entries=vc))
221         for _ in range(ROUNDS):
222             for a in addrs:
223                 sim.access(a, "conflict_set0")
224             snap = sim.snapshot()
225             row = {"victim_entries": vc, "N_lines": N, "l1_ways": ways,
226                   "l1_miss_pct": snap["l1_miss_pct"], "clock": snap["clock"], "vc_hits": snap["vc_hits"]}
227             rows.append(row)
228             print(f"    VC={vc:>2d} N={N} lines vs {ways}-way set L1miss%={row['l1_miss_pct']:.6.2f} "
229                   f"clock={row['clock']:,} vc_hits={row['vc_hits']:,}")
230     return rows
231
232
233 # =====
234 # 4. Experiment C -- prefetcher comparison
235 # =====
236
237 PREFETCH_FACTORIES = (
238     ("none", lambda: None),
239     ("next_line", lambda: cache_core.NextLinePrefetcher()),
240     ("stride_d1", lambda: cache_core.StridePrefetcher(distance=1)),
241     ("stride_d4", lambda: cache_core.StridePrefetcher(distance=4)),
242     ("stride_d8", lambda: cache_core.StridePrefetcher(distance=8)),
243     ("stream_d4", lambda: cache_core.StreamPrefetcher(distance=4)),
244     ("stream_d8", lambda: cache_core.StreamPrefetcher(distance=8)),
245     ("stream_d16", lambda: cache_core.StreamPrefetcher(distance=16)),
246 )
247
248
249 def exp_c_prefetchers():

```

```

250 print("\n=== Exp C: prefetcher comparison (full pipeline) ===")
251 rows = []
252 baseline_misses = None
253 for label, factory in PREFETCH_FACTORIES:
254     res = run_pipeline_staged(DEFAULT_CFG, resgen_variant="independent", prefetcher=factory())
255     s = dict(res["overall"])
256     s["prefetcher"] = label
257     if label == "none":
258         baseline_misses = s["l1_misses"]
259     s["baseline_l1_misses"] = baseline_misses
260     s["coverage_pct"] = pct(s["prefetch_useful"], baseline_misses)
261     rows.append(s)
262     print(f"    {label:<12s} clock={s['clock']:>10,d}  L1miss%={s['l1_miss_pct']:>5.2f}  "
263           f"acc%={s['prefetch_accuracy_pct']:>5.1f}  cov%={s['coverage_pct']:>5.1f}  "
264           f"timely%={s['prefetch_timeliness_pct']:>5.1f}  issued={s['prefetch_issued']:>7,d}")
265 return rows
266
267
268 # =====
269 # 5. Experiment D -- prefetch distance sweep & unintended slowdown
270 # =====
271
272 DISTANCES = (1, 2, 4, 8, 16, 32, 64)
273
274
275 def exp_d_distance_sweep():
276     print("\n=== Exp D: prefetch distance sweep (full pipeline) ===")
277     rows = []
278     for kind in ("stride", "stream"):
279         for dist in DISTANCES:
280             pf = (cache_core.StridePrefetcher(distance=dist) if kind == "stride"
281                  else cache_core.StreamPrefetcher(distance=dist))
282             res = run_pipeline_staged(DEFAULT_CFG, resgen_variant="independent", prefetcher=pf)
283             s = dict(res["overall"])
284             s["kind"] = kind
285             s["distance"] = dist
286             rows.append(s)
287             print(f"    {kind:<7s} dist={dist:>3d}  clock={s['clock']:>10,d}  "
288                   f"L1miss%={s['l1_miss_pct']:>5.2f}  wasted_evicted={s['prefetch_wasted_evicted']:>6,d}  "
289                   f"useful_evictions={s['useful_data_evictions']:>7,d}")
290
291     # no-prefetch reference point (distance = 0)
292     res0 = run_pipeline_staged(DEFAULT_CFG, resgen_variant="independent", prefetcher=None)
293     s0 = dict(res0["overall"])
294     s0["kind"] = "none"
295     s0["distance"] = 0
296     rows.insert(0, s0)
297     return rows
298
299
300 # =====
301 # 6. Experiment E -- pollution & thrashing (ingestion+extraction+aggregation,
302 #    genuinely interleaved so continuously arriving data competes with the
303 #    small reused aggregation state for cache residency)
304 # =====
305
306 PRESSURE_LEVELS = (1, 2, 4, 8, 16, 32)
307
308
309 def _run_pressure(pressure: int, victim_entries: int = 0, prefetcher=None):
310     hkwargs = cache_core.baseline_kwargs(victim_entries=victim_entries, prefetcher=prefetcher)
311     sim = cache_core.HierarchySim(**hkwargs)
312     for addr, sid in workload.combined_pressure_stream(PRESSURE_CFG, pressure):
313         sim.access(addr, sid)
314     snap = sim.snapshot()
315     agg = sim.stream_stats.get("agg_state", {"hits": 0, "misses": 0})
316     agg_total = agg["hits"] + agg["misses"]
317     agg_hit_pct = pct(agg["hits"], agg_total)
318     return snap, agg_hit_pct, agg_total
319
320
321 def exp_e_pollution_thrashing():

```

```

322 print("\n=== Exp E: cache pollution & thrashing (interleaved pipeline) ===")
323 base_rows = []
324 for p in PRESSURE_LEVELS:
325     snap, agg_hit_pct, agg_total = _run_pressure(p)
326     row = dict(snap)
327     row["pressure"] = p
328     row["agg_state_hit_pct"] = agg_hit_pct
329     row["agg_state_accesses"] = agg_total
330     row["config"] = "baseline"
331     base_rows.append(row)
332     print(f"    pressure={p:>3d}  agg_state_hit%={agg_hit_pct:6.2f}  overall_L1miss%={row['l1_miss_pct']:5.2f}")
333
334 mitigated_rows = []
335 hi_pressure = PRESSURE_LEVELS[-2:] # the two highest-pressure points
336 for p in hi_pressure:
337     for label, kw in (
338         ("victim32", {"victim_entries": 32}),
339         ("stream_pf_d4", {"prefetcher": cache_core.StreamPrefetcher(distance=4)}),
340         ("victim32+stream_pf_d4", {"victim_entries": 32, "prefetcher": cache_core.StreamPrefetcher
341             (distance=4)}),
342     ):
343         snap, agg_hit_pct, agg_total = _run_pressure(p, **kw)
344         row = dict(snap)
345         row["pressure"] = p
346         row["agg_state_hit_pct"] = agg_hit_pct
347         row["agg_state_accesses"] = agg_total
348         row["config"] = label
349         mitigated_rows.append(row)
350         print(f"    pressure={p:>3d} {label:<24s} agg_state_hit%={agg_hit_pct:6.2f}  "
351             f"overall_L1miss%={row['l1_miss_pct']:5.2f}")
352
353     return {"baseline": base_rows, "mitigation": mitigated_rows}
354
355 # =====
356 # 7. Experiment F -- blocking vs. non-blocking cache / MSHRs (Result Gen.)
357 # =====
358
359 MSHR_COUNTS = (1, 2, 4, 8, 16, 32, 64)
360 F_STEPS = 24_000
361 F_K = 8
362 F_CHAIN = 8_000
363
364
365 def exp_f_mshr():
366     print("\n=== Exp F: blocking vs. non-blocking / MSHR sweep (Result Generation) ===")
367     rng = random.Random(SEED)
368     lay = workload.Layout()
369     lay.alloc("records", 1)
370     lay.alloc("metadata", 1)
371     lay.alloc("agg_state", 1)
372     lay.alloc("index", 1)
373     lay.alloc("chain", F_CHAIN * 64)
374     lay.alloc("streams", F_K * (F_STEPS // F_K) * 64 * 4 + 4096)
375
376     perm = workload.build_chain_permutation(F_CHAIN, rng)
377     dep_stream = list(workload.stage_result_dependent(lay, F_CHAIN, F_STEPS, perm))
378     indep_stream = list(workload.stage_result_independent(
379         lay, F_K, F_STEPS // F_K, max(2, F_CHAIN // F_K), rng))
380
381     dep_lats, dep_sids, dep_snap, l1_lat = mlp_model.classify_stream(dep_stream, cache_core.
382         baseline_kwargs())
383     indep_lats, indep_sids, indep_snap, _ = mlp_model.classify_stream(indep_stream, cache_core.
384         baseline_kwargs())
385
386     print(f"    dependent chain:  {len(dep_lats):,} accesses, "
387         f"l1 miss%={pct(dep_snap['l1_misses'], dep_snap['l1_hits'] + dep_snap['l1_misses']):.1f}")
388     print(f"    independent streams: {len(indep_lats):,} accesses, "
389         f"l1 miss%={pct(indep_snap['l1_misses'], indep_snap['l1_hits'] + indep_snap['l1_misses']):.1f
390         }")
391
392     rows = []

```

```

390     for m in MSHR_COUNTS:
391         # dep_sids is already a single constant stream id for every access
392         # (stage_result_dependent tags everything "resgen_dep"), which by
393         # itself forces full serialization regardless of 'm' -- exactly the
394         # dependent-chain behaviour we want to demonstrate.
395         r_dep = mlp_model.simulate_mshr(dep_lats, dep_sids, m, l1_lat)
396         r_indep = mlp_model.simulate_mshr(indep_lats, indep_sids, m, l1_lat)
397         rows.append({"mshr": m, "variant": "dependent_chain", **r_dep})
398         rows.append({"mshr": m, "variant": "independent_streams", **r_indep})
399         print(f"      MSHR={m:>3d} dependent={r_dep['total_cycles']:>10,d} cyc   "
400               f"independent={r_indep['total_cycles']:>10,d} cyc")
401
402     return rows
403
404
405 # =====
406 # 8. Experiment G -- final combined recommendation
407 # =====
408
409 def exp_g_final_recommendation(best_prefetcher_label: str, best_prefetcher_factory,
410                               best_vc: int):
411     print("\n=== Exp G: final configuration comparison ===")
412     configs = [
413         ("A_baseline", dict()),
414         ("B_victim_only", dict(victim_entries=best_vc)),
415         ("C_prefetch_only", dict(prefetcher=best_prefetcher_factory)),
416         ("D_victim+prefetch (recommended)", dict(victim_entries=best_vc, prefetcher=
417           best_prefetcher_factory)),
418     ]
419     rows = []
420     for label, kw in configs:
421         res = run_pipeline_staged(DEFAULT_CFG, resgen_variant="independent", **kw)
422         s = dict(res["overall"])
423         s["config"] = label
424         rows.append(s)
425         print(f"      {label:<34s} clock={s['clock']:>10,d} AMAT={s['amat']:>6.2f} "
426               f"L1miss%={s['l1_miss_pct']:>5.2f} dram_acc={s['dram_accesses']:>7,d}")
427     return rows
428
429 # =====
430 # 9. Output: CSV / JSON / master ledger / LaTeX tables / plots
431 # =====
432
433 def write_csv(path: Path, rows, fieldnames=None) -> None:
434     if not rows:
435         return
436     if fieldnames is None:
437         fieldnames = list(rows[0].keys())
438     with open(path, "w", newline="") as f:
439         w = csv.DictWriter(f, fieldnames=fieldnames, extrasaction="ignore")
440         w.writeheader()
441         for row in rows:
442             w.writerow(row)
443
444
445 def append_master_ledger(entries) -> None:
446     path = RESULTS_DIR / "master_ledger.csv"
447     fields = ["timestamp", "experiment", "variant", "clock", "amat", "l1_miss_pct",
448              "l2_miss_pct", "llc_miss_pct", "dram_accesses", "notes"]
449     write_header = not path.exists()
450     ts = time.strftime("%Y-%m-%d %H:%M:%S")
451     with open(path, "a", newline="") as f:
452         w = csv.DictWriter(f, fieldnames=fields)
453         if write_header:
454             w.writeheader()
455         for e in entries:
456             row = {"timestamp": ts, **e}
457             w.writerow({k: row.get(k, "") for k in fields})
458
459
460 def main() -> None:
461     RESULTS_DIR.mkdir(parents=True, exist_ok=True)

```



```

462 PLOTS_DIR.mkdir(parents=True, exist_ok=True)
463 t_start = time.time()
464
465 res_a = exp_a_baseline()
466 write_csv(RESULTS_DIR / "expA_stages.csv", res_a["stages"])
467 write_csv(RESULTS_DIR / "expA_cold_steady.csv", res_a["cold_steady"])
468 with open(RESULTS_DIR / "expA_overall.json", "w") as f:
469     json.dump(res_a["overall"], f, indent=2)
470
471 res_b = exp_b_victim_cache()
472 write_csv(RESULTS_DIR / "expB_victim_sweep.csv", res_b["vc_sweep"])
473 with open(RESULTS_DIR / "expB_assoc_compare.json", "w") as f:
474     json.dump(res_b["assoc_compare"], f, indent=2)
475
476 res_b2 = exp_b_conflict_microbench()
477 write_csv(RESULTS_DIR / "expB_conflict_microbench.csv", res_b2)
478
479 res_c = exp_c_prefetchers()
480 write_csv(RESULTS_DIR / "expC_prefetchers.csv", res_c)
481
482 res_d = exp_d_distance_sweep()
483 write_csv(RESULTS_DIR / "expD_distance_sweep.csv", res_d)
484
485 res_e = exp_e_pollution_thrashing()
486 write_csv(RESULTS_DIR / "expE_pressure_baseline.csv", res_e["baseline"])
487 write_csv(RESULTS_DIR / "expE_pressure_mitigation.csv", res_e["mitigation"])
488
489 res_f = exp_f_mshr()
490 write_csv(RESULTS_DIR / "expF_mshr_sweep.csv", res_f)
491
492 # pick the best prefetcher from Exp C by lowest overall clock (excluding "none")
493 best_c = min((r for r in res_c if r["prefetcher"] != "none"), key=lambda r: r["clock"])
494 best_label = best_c["prefetcher"]
495 factory_map = dict(PREFETCH_FACTORIES)
496 best_vc = min(res_b["vc_sweep"][1:], key=lambda r: r["clock"])["victim_entries"]
497 print(f"\n[selection] best single prefetcher from Exp C: {best_label}    best VC size from Exp B: {
    best_vc}")
498
499 res_g = exp_g_final_recommendation(best_label, factory_map[best_label], best_vc)
500 write_csv(RESULTS_DIR / "expG_final_comparison.csv", res_g)
501
502 ledger_entries = []
503 for row in res_a["stages"]:
504     ledger_entries.append({"experiment": "A_baseline", "variant": row["stage"], **row,
505                           "notes": "baseline characterization"})
506 for row in res_b["vc_sweep"]:
507     ledger_entries.append({"experiment": "B_victim_cache", "variant": f"vc{row['victim_entries']}",
508                           **row, "notes": "victim cache sweep"})
509 for row in res_c:
510     ledger_entries.append({"experiment": "C_prefetch", "variant": row["prefetcher"], **row,
511                           "notes": "prefetcher comparison"})
512 for row in res_d:
513     ledger_entries.append({"experiment": "D_distance", "variant": f"{row['kind']}_d{row['distance']}",
514                           **row, "notes": "prefetch distance sweep"})
515 for row in res_g:
516     ledger_entries.append({"experiment": "G_final", "variant": row["config"], **row,
517                           "notes": "final recommendation comparison"})
518 append_master_ledger(ledger_entries)
519
520 write_latex_tables(res_a, res_b, res_b2, res_c, res_d, res_e, res_f, res_g, best_label, best_vc)
521 make_plots(res_a, res_b, res_b2, res_c, res_d, res_e, res_f, res_g)
522
523 with open(RESULTS_DIR / "raw_results.json", "w") as f:
524     json.dump({
525         "exp_a": {"stages": res_a["stages"], "cold_steady": res_a["cold_steady"], "overall": res_a[
526             "overall"]},
527         "exp_b": res_b,
528         "exp_b_conflict_microbench": res_b2,
529         "exp_c": res_c,
530         "exp_d": res_d,
531         "exp_e": res_e,
532         "exp_f": res_f,

```

```

532         "exp_g": res_g,
533         "selection": {"best_prefetcher": best_label, "best_vc": best_vc},
534     }, f, indent=2, default=str)
535
536     print(f"\nAll done in {time.time()-t_start:.1f}s. Results written to: {RESULTS_DIR}")
537
538
539     # =====
540     # 10. LaTeX table generation
541     # =====
542
543     def esc(s):
544         return str(s).replace("_", r"\_")
545
546
547     def write_latex_tables(res_a, res_b, res_b2, res_c, res_d, res_e, res_f, res_g, best_label, best_vc) ->
548         None:
549         L = []
550
551         L.append("%SECTION:A%")
552         # --- Table: Exp A stage-wise baseline ---
553         L.append(r"\begin{table}[H]\centering\small")
554         L.append(r"\begin{tabular}{lrrrrrr}\toprule")
555         L.append(r"Stage & Accesses & L1 Miss\% & L2 Miss\% & LLC Miss\% & DRAM Acc. & AMAT \\ \midrule")
556         for row in res_a["stages"]:
557             L.append(f"{esc(row['stage'])} & {row['total_accesses']:,} & {row['l1_miss_pct']:.2f} & "
558                     f"{row['l2_miss_pct']:.2f} & {row['llc_miss_pct']:.2f} & {row['dram_accesses']:,} & "
559                     f"{row['amat']:.2f} \\\\")")
560         L.append(r"\bottomrule\end{tabular}")
561         L.append(r"\caption{Exp A: baseline per-stage characterization (no victim cache, no prefetching).}")
562         L.append(r"\label{tab:expA}\end{table}")
563         L.append("")
564
565         # --- Table: Exp A cold vs steady ---
566         L.append(r"\begin{table}[H]\centering\small")
567         L.append(r"\begin{tabular}{lrrrr}\toprule")
568         L.append(r"Stage segment & Accesses & L1 Miss\% & AMAT \\ \midrule")
569         for row in res_a["cold_steady"]:
570             L.append(f"{esc(row['stage'])} & {row['total_accesses']:,} & {row['l1_miss_pct']:.2f} & {row['amat']:.2f} \\\\")")
571         L.append(r"\bottomrule\end{tabular}")
572         L.append(r"\caption{Exp A: first 20\% (cold) vs. remaining 80\% (steady-state) of each stage.}")
573         L.append(r"\label{tab:expA-cold}\end{table}")
574         L.append("")
575
576         L.append("%SECTION:B%")
577         # --- Table: Exp B victim cache ---
578         L.append(r"\begin{table}[H]\centering\small")
579         L.append(r"\begin{tabular}{rrrrrr}\toprule")
580         L.append(r"VC entries & Extra bytes & Clock (cyc) & L1 Miss\% & VC hits & AMAT \\ \midrule")
581         for row in res_b["vc_sweep"]:
582             L.append(f"{row['victim_entries']} & {row['extra_storage_bytes']:,} & {row['clock']:,} & "
583                     f"{row['l1_miss_pct']:.2f} & {row['vc_hits']:,} & {row['amat']:.2f} \\\\")")
584         a = res_b["assoc_compare"]
585         L.append(rf"\midrule 13-way L1 (+4KB, no VC) & 4{{{,}}096 & {a['clock']:,} & {a['l1_miss_pct']:.2f} & "
586                f"-- & {a['amat']:.2f} \\\\")")
587         L.append(r"\bottomrule\end{tabular}")
588         L.append(r"\caption{Exp B: victim-cache size sweep vs. an equal-extra-storage associativity increase.}")
589         L.append(r"\label{tab:expB}\end{table}")
590         L.append("")
591
592         L.append("%SECTION:Bconflict%")
593         # --- Table: Exp B supplementary conflict microbenchmark ---
594         L.append(r"\begin{table}[H]\centering\small")
595         L.append(r"\begin{tabular}{rrrr}\toprule")
596         L.append(r"VC entries & L1 Miss\% & Clock (cyc) & VC hits \\ \midrule")
597         for row in res_b2:
598             L.append(f"{row['victim_entries']} & {row['l1_miss_pct']:.2f} & {row['clock']:,} & {row['vc_hits']:,} \\\\")")
599         L.append(r"\bottomrule\end{tabular}")
600         n_lines = res_b2[0]["N_lines"]; ways = res_b2[0]["l1_ways"]

```

```

599 L.append(rf"\caption{{Exp B supplementary: {n_lines} addresses round-robin thrashing one {ways}-way
    L1 set.}}")
600 L.append(r"\label{tab:expB-conflict}\end{table}")
601 L.append("")
602
603 L.append("%SECTION:C%")
604 # --- Table: Exp C prefetchers ---
605 L.append(r"\begin{table}[H]\centering\small")
606 L.append(r"\begin{tabular}{lrrrrrr}\toprule")
607 L.append(r"Prefetcher & Clock (cyc) & L1 Miss\% & Accuracy\% & Coverage\% & Timeliness\% & Issued
    \\\midrule")
608 for row in res_c:
609     L.append(f"{esc(row['prefetcher'])} & {row['clock']:,} & {row['l1_miss_pct']:.2f} & "
610             f"{row['prefetch_accuracy_pct']:.1f} & {row['coverage_pct']:.1f} & "
611             f"{row['prefetch_timeliness_pct']:.1f} & {row['prefetch_issued']:,} \\\\"")
612 L.append(r"\bottomrule\end{tabular}")
613 L.append(r"\caption{Exp C: prefetch mechanism comparison, full pipeline.}")
614 L.append(r"\label{tab:expC}\end{table}")
615 L.append("")
616
617 L.append("%SECTION:D%")
618 # --- Table: Exp D distance sweep (condensed: min/max per kind) ---
619 L.append(r"\begin{table}[H]\centering\small")
620 L.append(r"\begin{tabular}{lrrrrrr}\toprule")
621 L.append(r"Kind & Distance & Clock (cyc) & L1 Miss\% & Wasted-evicted PF & Useful-data evictions \\\midrule")
622 for row in res_d:
623     L.append(f"{esc(row['kind'])} & {row['distance']} & {row['clock']:,} & {row['l1_miss_pct']:.2f}
624             & "
625             f"{row['prefetch_wasted_evicted']:,} & {row['useful_data_evictions']:,} \\\\"")
626 L.append(r"\bottomrule\end{tabular}")
627 L.append(r"\caption{Exp D: prefetch distance sweep, full pipeline (distance 0 = no prefetch).}")
628 L.append(r"\label{tab:expD}\end{table}")
629 L.append("")
630
631 L.append("%SECTION:E%")
632 # --- Table: Exp E pollution/thrashing ---
633 L.append(r"\begin{table}[H]\centering\small")
634 L.append(r"\begin{tabular}{lrrrr}\toprule")
635 L.append(r"Pressure level & Aggregation-state L1 hit\% & Overall L1 Miss\% \\\midrule")
636 for row in res_e["baseline"]:
637     L.append(f"{row['pressure']} & {row['agg_state_hit_pct']:.2f} & {row['l1_miss_pct']:.2f} \\\\"")
638 L.append(r"\bottomrule\end{tabular}")
639 L.append(r"\caption{Exp E: baseline aggregation-state residency under rising interleave pressure.}")
640 L.append(r"\label{tab:expE-baseline}\end{table}")
641 L.append("")
642
643 L.append(r"\begin{table}[H]\centering\small")
644 L.append(r"\begin{tabular}{lrrrr}\toprule")
645 L.append(r"Pressure & Mitigation & Aggregation-state L1 hit\% & Overall L1 Miss\% \\\midrule")
646 for row in res_e["mitigation"]:
647     L.append(f"{row['pressure']} & {esc(row['config'])} & {row['agg_state_hit_pct']:.2f} & {row['l1_miss_pct']:.2f} \\\\"")
648 L.append(r"\bottomrule\end{tabular}")
649 L.append(r"\caption{Exp E: does the victim cache and/or prefetching alleviate high-pressure thrashing?}")
650 L.append(r"\label{tab:expE-mitigation}\end{table}")
651 L.append("")
652
653 L.append("%SECTION:F%")
654 # --- Table: Exp F MSHR sweep ---
655 L.append(r"\begin{table}[H]\centering\small")
656 L.append(r"\begin{tabular}{lrrrr}\toprule")
657 L.append(r"MSHRs & Dependent chain (cyc) & Independent streams (cyc) \\\midrule")
658 dep = {r["mshr"]: r for r in res_f if r["variant"] == "dependent_chain"}
659 ind = {r["mshr"]: r for r in res_f if r["variant"] == "independent_streams"}
660 for m in sorted(dep):
661     L.append(f"{m} & {dep[m]['total_cycles']:,} & {ind[m]['total_cycles']:,} \\\\"")
662 L.append(r"\bottomrule\end{tabular}")
663 L.append(r"\caption{Exp F: total Result-Generation execution cycles vs. MSHR count.}")
664 L.append(r"\label{tab:expF}\end{table}")
665 L.append("")

```

```

665 L.append("%SECTION:G%")
666 # --- Table: Exp G final ---
667 L.append(r"\begin{table}[H]\centering\small")
668 L.append(r"\begin{tabular}{lrrrr}\toprule")
669 L.append(r"Configuration & Clock (cyc) & AMAT & L1 Miss\% & DRAM Acc. \\ \midrule")
670 for row in res_g:
671     L.append(f"{esc(row['config'])} & {row['clock']:,} & {row['amat']:.2f} & {row['l1_miss_pct']:.2")
672     f} & "
673         f"{row['dram_accesses']:,} \\\\"")
674 L.append(r"\bottomrule\end{tabular}")
675 L.append(rf"\caption{{Exp G: final configuration comparison (selected prefetcher: {esc(best_label)}), "
676         rf"selected victim-cache size: {best_vc} entries).}}")
677 L.append(r"\label{tab:expG}\end{table}")
678
679 with open(RESULTS_DIR / "tables.tex", "w") as f:
680     f.write("\n".join(x for x in L if not x.startswith("%SECTION:")) + "\n")
681
682 tables_dir = RESULTS_DIR / "tables"
683 tables_dir.mkdir(parents=True, exist_ok=True)
684 current, buf = None, []
685 for line in L:
686     if line.startswith("%SECTION:"):
687         if current is not None:
688             with open(tables_dir / f"tables_{current}.tex", "w") as f:
689                 f.write("\n".join(buf) + "\n")
690             current = line.split(":")[1].rstrip("%")
691             buf = []
692         else:
693             buf.append(line)
694 if current is not None:
695     with open(tables_dir / f"tables_{current}.tex", "w") as f:
696         f.write("\n".join(buf) + "\n")
697
698 # =====
699 # 11. Plots
700 # =====
701
702 def make_plots(res_a, res_b, res_b2, res_c, res_d, res_e, res_f, res_g) -> None:
703     # Exp A: per-stage miss rate by level
704     stages = [r["stage"] for r in res_a["stages"]]
705     fig, ax = plt.subplots(figsize=(9, 4.5))
706     x = range(len(stages))
707     w = 0.25
708     ax.bar([i - w for i in x], [r["l1_miss_pct"] for r in res_a["stages"]], w, label="L1")
709     ax.bar(list(x), [r["l2_miss_pct"] for r in res_a["stages"]], w, label="L2")
710     ax.bar([i + w for i in x], [r["llc_miss_pct"] for r in res_a["stages"]], w, label="LLC")
711     ax.set_xticks(list(x)); ax.set_xticklabels(stages, rotation=20, ha="right")
712     ax.set_ylabel("Miss rate (%)"); ax.set_title("Exp A: baseline per-stage miss rate")
713     ax.legend(); fig.tight_layout()
714     fig.savefig(PLOTS_DIR / "expA_stage_miss_rates.png", dpi=150); plt.close(fig)
715
716     # Exp B: victim cache
717     fig, (ax1, ax2) = plt.subplots(1, 2, figsize=(10, 4.2))
718     vc_sizes = [r["victim_entries"] for r in res_b["vc_sweep"]]
719     ax1.plot(vc_sizes, [r["clock"] for r in res_b["vc_sweep"]], marker="o")
720     ax1.axhline(res_b["assoc_compare"]["clock"], color="tab:red", linestyle="--",
721                label="13-way L1 (+4KB, no VC)")
722     ax1.set_xlabel("Victim cache entries"); ax1.set_ylabel("Total clock (cycles)")
723     ax1.set_title("Execution cycles vs. VC size"); ax1.legend()
724     ax2.plot(vc_sizes, [r["l1_miss_pct"] for r in res_b["vc_sweep"]], marker="o", color="tab:green")
725     ax2.set_xlabel("Victim cache entries"); ax2.set_ylabel("L1 miss rate (%)")
726     ax2.set_title("L1 miss rate vs. VC size")
727     fig.tight_layout(); fig.savefig(PLOTS_DIR / "expB_victim_cache.png", dpi=150); plt.close(fig)
728
729     # Exp B supplementary: conflict microbenchmark. L1 miss% is flat at
730     # 100% by definition (a victim-cache hit is still an L1 miss) even
731     # though the victim cache is doing all the work here, so plot the
732     # metrics that actually show it: clock and victim-cache hits.
733     fig, (ax1, ax2) = plt.subplots(1, 2, figsize=(10, 4.2))
734     vcs = [r["victim_entries"] for r in res_b2]

```

```

736 ax1.plot(vcs, [r["clock"] for r in res_b2], marker="o", color="tab:red")
737 ax1.set_xlabel("Victim cache entries"); ax1.set_ylabel("Total clock (cycles)")
738 ax1.set_title("Execution cycles vs. VC size")
739 ax2.plot(vcs, [r["vc_hits"] for r in res_b2], marker="s", color="tab:blue")
740 ax2.set_xlabel("Victim cache entries"); ax2.set_ylabel("Victim-cache hits (count)")
741 ax2.set_title("Recovered accesses vs. VC size")
742 fig.suptitle(f"Exp B supplementary: {res_b2[0]['N_lines']}-line thrash on one "
743             f"{res_b2[0]['l1_ways']}-way set (L1 miss rate stays 100% throughout "
744             f"by definition -- see clock instead)", fontsize=10)
745 fig.tight_layout(); fig.savefig(PLOTS_DIR / "expB_conflict_microbench.png", dpi=150); plt.close(fig)
746
747 # Exp C: prefetcher comparison
748 labels = [r["prefetcher"] for r in res_c]
749 fig, (ax1, ax2) = plt.subplots(1, 2, figsize=(11, 4.5))
750 ax1.bar(labels, [r["clock"] for r in res_c], color="tab:blue")
751 ax1.set_ylabel("Total clock (cycles)"); ax1.set_title("Exp C: execution cycles by prefetcher")
752 ax1.tick_params(axis="x", rotation=30)
753 xi = range(len(labels))
754 ax2.bar([i - 0.2 for i in xi], [r["prefetch_accuracy_pct"] for r in res_c], 0.2, label="Accuracy")
755 ax2.bar(list(xi), [r["coverage_pct"] for r in res_c], 0.2, label="Coverage")
756 ax2.bar([i + 0.2 for i in xi], [r["prefetch_timeliness_pct"] for r in res_c], 0.2, label="
    Timeliness")
757 ax2.set_xticks(list(xi)); ax2.set_xticklabels(labels, rotation=30, ha="right")
758 ax2.set_ylabel("%"); ax2.set_title("Accuracy / coverage / timeliness"); ax2.legend(fontsize=8)
759 fig.tight_layout(); fig.savefig(PLOTS_DIR / "expC_prefetchers.png", dpi=150); plt.close(fig)
760
761 # Exp D: distance sweep
762 fig, (ax1, ax2) = plt.subplots(1, 2, figsize=(11, 4.5))
763 none_clock = next(r["clock"] for r in res_d if r["kind"] == "none")
764 for kind, marker in (("stride", "o"), ("stream", "s")):
765     pts = [r for r in res_d if r["kind"] == kind]
766     ax1.plot([r["distance"] for r in pts], [r["clock"] for r in pts], marker=marker, label=kind)
767 ax1.axhline(none_clock, color="gray", linestyle="--", label="no prefetch")
768 ax1.set_xlabel("Prefetch distance"); ax1.set_ylabel("Total clock (cycles)")
769 ax1.set_title("Exp D: execution cycles vs. distance"); ax1.legend(); ax1.set_xscale("log", base=2)
770 for kind, marker in (("stride", "o"), ("stream", "s")):
771     pts = [r for r in res_d if r["kind"] == kind]
772     ax2.plot([r["distance"] for r in pts], [r["useful_data_evictions"] for r in pts],
773             marker=marker, label=f"{kind}: useful-data evictions")
774 ax2.set_xlabel("Prefetch distance"); ax2.set_ylabel("Useful-data evictions (count)")
775 ax2.set_title("Pollution vs. distance"); ax2.legend(fontsize=8); ax2.set_xscale("log", base=2)
776 fig.tight_layout(); fig.savefig(PLOTS_DIR / "expD_distance_sweep.png", dpi=150); plt.close(fig)
777
778 # Exp E: pollution/thrashing
779 fig, ax = plt.subplots(figsize=(7, 4.5))
780 ax.plot([r["pressure"] for r in res_e["baseline"]], [r["agg_state_hit_pct"] for r in res_e["
    baseline"]],
781         marker="o", label="baseline")
782 for label in sorted(set(r["config"] for r in res_e["mitigation"])):
783     pts = [r for r in res_e["mitigation"] if r["config"] == label]
784     ax.plot([r["pressure"] for r in pts], [r["agg_state_hit_pct"] for r in pts],
785           marker="s", linestyle="--", label=label)
786 ax.set_xlabel("Pressure level (extraction stride / injected traffic)")
787 ax.set_ylabel("Aggregation-state L1 hit rate (%)")
788 ax.set_title("Exp E: hot aggregation-state residency under rising pressure")
789 ax.legend(fontsize=8); ax.set_xscale("log", base=2)
790 fig.tight_layout(); fig.savefig(PLOTS_DIR / "expE_pollution_thrashing.png", dpi=150); plt.close(fig)
791
792 # Exp F: MSHR sweep
793 fig, ax = plt.subplots(figsize=(7, 4.5))
794 dep = {r["mshr"]: r["total_cycles"] for r in res_f if r["variant"] == "dependent_chain"}
795 ind = {r["mshr"]: r["total_cycles"] for r in res_f if r["variant"] == "independent_streams"}
796 xs = sorted(dep)
797 ax.plot(xs, [dep[m] for m in xs], marker="o", label="dependent chain")
798 ax.plot(xs, [ind[m] for m in xs], marker="s", label="independent streams (K=8)")
799 ax.axvline(8, color="gray", linestyle=":", label="K = 8 streams")
800 ax.set_xlabel("MSHR count (outstanding misses)"); ax.set_ylabel("Total cycles (Result Generation)")
801 ax.set_title("Exp F: blocking vs. non-blocking cache"); ax.legend(); ax.set_xscale("log", base=2)
802 fig.tight_layout(); fig.savefig(PLOTS_DIR / "expF_mshr_sweep.png", dpi=150); plt.close(fig)
803
804 # Exp G: final comparison

```

```

805     fig, (ax1, ax2) = plt.subplots(1, 2, figsize=(10, 4.2))
806     labels = [r["config"] for r in res_g]
807     ax1.bar(labels, [r["clock"] for r in res_g], color="tab:purple")
808     ax1.set_ylabel("Total clock (cycles)"); ax1.set_title("Exp G: final configuration clock")
809     ax1.tick_params(axis="x", rotation=20)
810     ax2.bar(labels, [r["l1_miss_pct"] for r in res_g], color="tab:orange")
811     ax2.set_ylabel("L1 miss rate (%)"); ax2.set_title("Exp G: final configuration L1 miss rate")
812     ax2.tick_params(axis="x", rotation=20)
813     fig.tight_layout(); fig.savefig(PLOTS_DIR / "expG_final.png", dpi=150); plt.close(fig)
814
815
816 if __name__ == "__main__":
817     main()

```